CY7C1441KV33 datasheet(26/32 Pages) CYPRESS

Teilenummer	CY7C1441KV33

Bauteilbeschribung	36-Mbit (1M 횞 36/2M 횞 18) Flow-Through SRAM (With ECC)

Download	32 Pages

Scroll/Zoom	100%

Hersteller	CYPRESS [Cypress Semiconductor]

Direct Link	http://www.cypress.com

Logo

26 / 32 page

CY7C1441KV33

CY7C1443KV33

CY7C1441KVE33

Document Number: 001-66677 Rev. *I

Page 26 of 32

Figure 7. ZZ Mode Timing [30, 31]

Timing Diagrams (continued)

t

ZZ

I

SUPPLY

CLK

ZZ

t

ZZREC

A LL INPUTS

(except ZZ)

DON’T CARE

I

DDZZ

t

ZZI

t

RZZI

Outputs (Q)

High-Z

DESELECT or READ Only

Notes

30. Device must be deselected when entering ZZ mode. See the Cycle Descriptions table for all possible signal conditions to deselect the device.

31. DQs are in high Z when exiting ZZ sleep mode.

Ähnliche Beschreibung - CY7C1441KV33

Hersteller	Teilenummer	Datenblatt	Bauteilbeschribung
Cypress Semiconductor	CY7C1381KV33	1Mb / 34P	18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM (With ECC)
	CY7C1461KV33	2Mb / 23P	36-Mbit (1M 횞 36/2M 횞 18) Flow-Through SRAM with NoBL??Architecture
	CY7C1440KV33	3Mb / 33P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined Sync SRAM (With ECC)
	CY7C1441KV25	856Kb / 29P	36-Mbit (1M 횞 36) Flow-Through SRAM
	CY7C1460KV25	830Kb / 32P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
	CY7C1460KV33	1,010Kb / 31P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)
	CY7C1371KV33	682Kb / 24P	18-Mbit (512K 횞 36/1M 횞 18) Flow-Through SRAM with NoBL??Architecture (With ECC)
	CY7C1460SV25	429Kb / 31P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined SRAM with NoBL??Architecture
	CY7C1444KV33	1Mb / 22P	36-Mbit (1M 횞 36/2M 횞 18) Pipelined DCD Sync SRAM
	CY7C1370KV33	999Kb / 32P	18-Mbit (512K 횞 36/1M 횞 18) Pipelined SRAM with NoBL??Architecture (With ECC)