Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

NBSG53ABAR2 Datenblatt(PDF) 1 Page - ON Semiconductor

Teilenummer NBSG53ABAR2
Bauteilbeschribung  2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider with Reset and OLS
Download  18 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ONSEMI [ON Semiconductor]
Direct Link  http://www.onsemi.com
Logo ONSEMI - ON Semiconductor

NBSG53ABAR2 Datenblatt(HTML) 1 Page - ON Semiconductor

  NBSG53ABAR2 Datasheet HTML 1Page - ON Semiconductor NBSG53ABAR2 Datasheet HTML 2Page - ON Semiconductor NBSG53ABAR2 Datasheet HTML 3Page - ON Semiconductor NBSG53ABAR2 Datasheet HTML 4Page - ON Semiconductor NBSG53ABAR2 Datasheet HTML 5Page - ON Semiconductor NBSG53ABAR2 Datasheet HTML 6Page - ON Semiconductor NBSG53ABAR2 Datasheet HTML 7Page - ON Semiconductor NBSG53ABAR2 Datasheet HTML 8Page - ON Semiconductor NBSG53ABAR2 Datasheet HTML 9Page - ON Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 18 page
background image
© Semiconductor Components Industries, LLC, 2004
March, 2004 − Rev. 5
1
Publication Order Number:
NBSG53A/D
NBSG53A
2.5V/3.3VSiGe Selectable
Differential Clock and Data
D Flip−Flop/Clock Divider
with Reset and OLS*
The NBSG53A is a multi−function differential D flip−flop (DFF) or
fixed divide by two (DIV/2) clock generator. This is a part of the
GigaComm
™ family of high performance Silicon Germanium
products. A strappable control pin is provided to select between the
two functions. The device is housed in a low profile 4x4 mm 16−pin
Flip−Chip BGA (FCBGA) or a 3x3 mm 16 pin QFN package.
The NBSG53A is a device with data, clock, OLS, reset, and select
inputs. Differential inputs incorporate internal 50
W termination
resistors and accept NECL (Negative ECL), PECL (Positive ECL),
LVCMOS/LVTTL, CML, or LVDS. The OLS input is used to
program the peak−to−peak output amplitude between 0 and 800 mV
in five discrete steps. The RESET and SELECT inputs are
single−ended and can be driven with either LVECL or
LVCMOS/LVTTL input levels.
Data is transferred to the outputs on the positive edge of the clock.
The differential clock inputs of the NBSG53A allow the device to also
be used as a negative edge triggered device.
Maximum Input Clock Frequency (DFF) > 8 GHz Typical
(See Figures 4, 6, 8, 10, and 11)
Maximum Input Clock Frequency (DIV/2) > 10 GHz Typical
(See Figures 5, 7, 9, 10, and 11)
210 ps Typical Propagation Delay (OLS = FLOAT)
45 ps Typical Rise and Fall Times (OLS = FLOAT)
DIV/2 Mode (Active with Select Low)
DFF Mode (Active with Select High)
Selectable Swing PECL Output with Operating Range: V
CC = 2.375 V
to 3.465 V with VEE = 0 V
Selectable Swing NECL Output with NECL Inputs with
Operating Range: VCC = 0 V with VEE = −2.375 V to −3.465 V
Selectable Output Level (0 V, 200 mV, 400 mV, 600 mV, or 800 mV
Peak−to−Peak Output)
50 W Internal Input Termination Resistors on all Differential Inputs
*Output Level Select
**For further details, refer to Application
Note AND8002/D
FCBGA−16
BA SUFFIX
CASE 489
MARKING
DIAGRAM**
SG
53A
LYW
Board
Description
NBSG53ABAEVB
NBSG53ABA Evaluation Board
http://onsemi.com
A = Assembly Location
L = Wafer Lot
Y = Year
W = Work Week
SG53A
ALYW
QFN−16
MN SUFFIX
CASE 485G
See detailed ordering and shipping information in the package
dimensions section on page 16 of this data sheet.
ORDERING INFORMATION


Ähnliche Teilenummer - NBSG53ABAR2

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
ON Semiconductor
NBSG53ABAR2 ONSEMI-NBSG53ABAR2 Datasheet
152Kb / 18P
   2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip?묯lop/Clock Divider with Reset and OLS
July, 2006 ??Rev. 8
More results

Ähnliche Beschreibung - NBSG53ABAR2

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
ON Semiconductor
NBSG53A ONSEMI-NBSG53A_06 Datasheet
152Kb / 18P
   2.5V/3.3V SiGe Selectable Differential Clock and Data D Flip?묯lop/Clock Divider with Reset and OLS
July, 2006 ??Rev. 8
NBSG53A ONSEMI-NBSG53A_14 Datasheet
167Kb / 17P
   2.5 V/3.3 V SiGe Selectable Differential Clock and Data D Flip-Flop/Clock Divider
June, 2014 ??Rev. 15
logo
Micrel Semiconductor
SY10EP53V MICREL-SY10EP53V Datasheet
52Kb / 5P
   5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP WITH SET AND RESET
SY10EP53V MICREL-SY10EP53V_08 Datasheet
64Kb / 6P
   5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP WITH SET AND RESET
SY10EP53V MICREL-SY10EP53V_05 Datasheet
86Kb / 6P
   5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP WITH SET AND RESET
SY10EP51V MICREL-SY10EP51V Datasheet
498Kb / 7P
   5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK
SY10EP51V MICREL-SY10EP51V_09 Datasheet
575Kb / 8P
   5V/3.3V D FLIP-FLOP WITH RESET AND DIFFERENTIAL CLOCK
logo
ON Semiconductor
MC10EP51 ONSEMI-MC10EP51 Datasheet
76Kb / 8P
   3.3V / 5V ECL D Flip-Flop with Reset and Differential Clock
April, 2001 ??Rev. 3
logo
Micrel Semiconductor
SY10EP52V MICREL-SY10EP52V Datasheet
117Kb / 7P
   5V/3.3V DIFFERENTIAL DATA AND CLOCK D FLIP-FLOP
logo
ON Semiconductor
MC100LVEL29 ONSEMI-MC100LVEL29 Datasheet
114Kb / 3P
   Dual Differential Data and Clock D Flip-Flop With Set and Reset
1996 REV 1
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com