GD25LB32D datasheet(24/67 Pages) GIGADEVICE

Teilenummer	GD25LB32D

Bauteilbeschribung	1.8V Uniform Sector Dual and Quad Serial Flash

Download	67 Pages

Scroll/Zoom	100%

Hersteller	GIGADEVICE [GigaDevice Semiconductor (Beijing) Inc.]

Direct Link	http://www.gigadevice.com/

Logo

24 / 67 page

1.8V Uniform Sector

Dual and Quad Serial Flash

GD25LB32D

24

7.10.

Quad Output Fast Read (6BH)

The Quad Output Fast Read command is followed by 3-byte address (A23-A0) and a dummy byte, and each bit is

latched in during the rising edge of SCLK, then the memory contents are shifted out 4-bit per clock cycle from IO3, IO2, IO1

and IO0. The command sequence is shown in followed Figure10. The first byte addressed can be at any location. The

address is automatically incremented to the next higher address after each byte of data is shifted out.

Figure10. Quad Output Fast Read Sequence Diagram

Command

0

1

2

3

4

5

6

7

6BH

CS#

SCLK

SI(IO0)

SO(IO1)

High-Z

8

9 10

28 29 30 31

3

2

1

0

23 22 21

24-bit address

34 35 36 37

33

1

5

1

5

1

5

1

38 39

Byte1

32

42 43 44 45

41

46 47

40

5

Dummy Clocks

0

4

0

4

0

4

0

4

5

IO2

High-Z

IO3

High-Z

CS#

SCLK

SI(IO0)

SO(IO1)

IO2

IO3

2

6

2

6

2

6

2

6

3

7

3

7

3

7

3

7

Byte2 Byte3 Byte4

7.11.

Dual I/O Fast Read (BBH)

The Dual I/O Fast Read command is similar to the Dual Output Fast Read command but with the capability to input

the 3-byte address (A23-0) and a

“Continuous Read Mode” byte 2-bit per clock by SI and SO, and each bit is latched in on

the rising edge of SCLK, then the memory contents are shifted out 2-bit per clock cycle from SI and SO. The command

sequence is shown in followed Figure11. The first byte addressed can be at any location. The address is automatically

incremented to the next higher address after each byte of data is shifted out.

Dual I/O Fast Read with

“Continuous Read Mode”

The Dual I/O Fast Read command can further reduce command overhead through setting the

“Continuous Read

Mode

” bits (M7-0) after the input 3-byte address (A23-A0). If the “Continuous Read Mode” bits (M5-4) = (1, 0), then the next

Dual I/O Fast Read command (after CS# is raised and then lowered) does not require the BBH command code. The

command sequence is shown in followed Figure11. If the

“Continuous Read Mode” bits (M5-4) do not equal (1, 0), the next

command requires the first BBH command code, thus returning to normal operation. A

“Continuous Read Mode” Reset

command can be used to reset (M5-4) before issuing normal command.

Ähnliche Beschreibung - GD25LB32D

Hersteller	Teilenummer	Datenblatt	Bauteilbeschribung
ELM Technology Corporat...	GD25LQ40XIGX	3Mb / 59P	1.8V Uniform Sector Dual and Quad Serial Flash
ELM Technology Corporat...	GD25LQ64CXIGX	3Mb / 62P	1.8V Uniform Sector Dual and Quad Serial Flash
ELM Electronics	GD25LQ128	3Mb / 62P	1.8V Uniform Sector Dual and Quad Serial Flash
GigaDevice Semiconducto...	GD25LQ05C	1Mb / 78P	1.8V Uniform Sector Dual and Quad Serial Flash
	GD25LQ32D	1Mb / 72P	1.8V Uniform Sector Dual and Quad Serial Flash
	GD25LQ256D	1Mb / 85P	1.8V Uniform Sector Dual and Quad Serial Flash
	GD25LR128D	1Mb / 68P	1.8V Uniform Sector Dual and Quad Serial Flash
	GD25LB128D	1Mb / 75P	1.8V Uniform Sector Dual and Quad Serial Flash
	GD25LE32D	1Mb / 72P	1.8V Uniform Sector Dual and Quad Serial Flash
ELM Electronics	GD25QL32CXIGX	3Mb / 62P	1.8V Uniform Sector Dual and Quad Serial Flash
ELM Electronics	GD25LQ32	3Mb / 62P	1.8V Uniform Sector Dual and Quad Serial Flash

More results

GD25LB32D Datenblatt(PDF) 24 Page - GigaDevice Semiconductor (Beijing) Inc.

GD25LB32D Datenblatt(HTML) 24 Page - GigaDevice Semiconductor (Beijing) Inc.

Ähnliche Teilenummer - GD25LB32D

Ähnliche Beschreibung - GD25LB32D

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67

Datenblatt Download

Link URL