Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD5399YRM-REEL7 Datenblatt(PDF) 10 Page - Analog Devices

Teilenummer AD5399YRM-REEL7
Bauteilbeschribung  Twos Complement, Dual 12-Bit DAC with Internal REF and Fast Settling Time
Download  12 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5399YRM-REEL7 Datenblatt(HTML) 10 Page - Analog Devices

Back Button AD5399YRM-REEL7 Datasheet HTML 4Page - Analog Devices AD5399YRM-REEL7 Datasheet HTML 5Page - Analog Devices AD5399YRM-REEL7 Datasheet HTML 6Page - Analog Devices AD5399YRM-REEL7 Datasheet HTML 7Page - Analog Devices AD5399YRM-REEL7 Datasheet HTML 8Page - Analog Devices AD5399YRM-REEL7 Datasheet HTML 9Page - Analog Devices AD5399YRM-REEL7 Datasheet HTML 10Page - Analog Devices AD5399YRM-REEL7 Datasheet HTML 11Page - Analog Devices AD5399YRM-REEL7 Datasheet HTML 12Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 10 / 12 page
background image
AD5399
Rev. D | Page 10 of 12
OPERATION
The AD5399 provides a 12-bit, twos complement, dual voltage
output, digital-to-analog converter (DAC). It has an internal
reference with 2 V bipolar zero dc offset, where 0 ≤ VOUT ≤ 4 V.
The output transfer equation is
VOUT = ((D – 2048)/4096 × 4 V) + 2 V
where:
D is the 12-bit decimal code and not the twos complement code.
VOUT is with respect to ground.
In data programming, the data is loaded MSB first on the
positive clock edge (SCLK) after chip select (CS) goes from high
to low. The digital word is 16 bits wide, with the MSB, B15, as an
address bit (DAC A: A0 = 0; DAC B: A0 = 1). B14 is don’t care,
B13 is a shutdown bit, B12 must be logic low, and the last 12 bits
are data bits. An internal counter allows data transferred from
the shift register to the output after the 16th positive clock edge
while CS stays low (see Figure 5). After the 16
th clock pulse, it is
not necessary to bring CS high to shift the data to the output.
However, CS should be brought high anytime after the 16th clock
positive edge in order to allow the next programming cycle.
Table 6. Input Logic Control Truth Table
CLK
CS
Register Activity
L
H
No Shift Register Effect
H
H
No Shift Register Effect
P
L
Shift One SDI Bit into the SR
16th P
L
Transfer SR Data into DAC Register and Update
the Output
P = Positive Edge, X = Don't Care, SR = Shift Register.
The data setup and data hold times in the Specifications table
determine the timing requirements. The internal power-on reset
circuit clears the serial input registers to all 0s, and sets the two
DAC registers to a VBZ (zero code) of 2 V.
Software shutdown B13 turns off the internal REF and
amplifiers. The output is close to zero potential, and the digital
circuitry remains active such that new data can be written.
Therefore, the DAC register is refreshed with the new data once
the shutdown bit is deactivated.
All digital inputs are ESD protected with a series input resistor
and parallel Zener, as shown in Figure 21, that apply to digital
input pins CLK, SDA, and CS. The basic connection is shown in
Figure 22.
LOGIC
1k
Figure 21. Equivalent ESD Protection Circuit
5V
2V
(D–2048)/4096
× 4V + 2V
VOUTA
VBZ(VREF)
AGND
DGND
SDI
CLK
VTP
VDD
C2
0.1
µF
C1
10
µF
AD5399
CS
Figure 22. Basic Connection
POWER-UP/POWER-DOWN SEQUENCE
Like most CMOS devices, it is recommended to power VDD and
ground prior to any digital signals. The ideal power-up
sequence is GND, VDD, and digital signals. The reverse sequence
applies to the power-down condition.
Layout and Power Supply Bypassing
It is a good practice to employ compact, minimum lead-length
layout design. The input leads should be as direct as possible
with a minimum conductor length. Ground paths should have
low resistance and low inductance.
Similarly, it is also good practice to bypass the power supplies
with quality capacitors for optimum stability. Supply leads to the
device should be bypassed with 0.01 µF to 0.1 µF disc or chip
ceramic capacitors. Low ESR 1 µF to 10 µF tantalum or electro-
lytic capacitors should also be applied at VDD to minimize any
transient disturbance and to filter any low frequency ripple (see
Figure 23). Users should not apply switching regulators for VDD
due to the power supply rejection ratio degradation over
frequency.
AGND
DGND
VDD
AD5399
C1
0.1
µF
C2
10
µF
VDD
+
Figure 23. Power Supply Bypassing and Grounding Connection
Grounding
The DGND and AGND pins of the AD5399 refer to the digital
and analog ground references. To minimize the digital ground
bounce, the DGND terminal should be joined remotely at a
single point to the analog ground plane, as shown in Figure 23.


Ähnliche Teilenummer - AD5399YRM-REEL7

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD5399YRM-REEL7 AD-AD5399YRM-REEL7 Datasheet
342Kb / 12P
   Twos Complement, Dual 12-Bit DAC with Internal REF and Fast Settling Time
REV. D
More results

Ähnliche Beschreibung - AD5399YRM-REEL7

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD5399YRMZ AD-AD5399YRMZ Datasheet
342Kb / 12P
   Twos Complement, Dual 12-Bit DAC with Internal REF and Fast Settling Time
REV. D
AD5329 AD-AD5329_15 Datasheet
125Kb / 4P
   Twos Complement Dual, 12-Bit DACs
REV PrC, 20 DEC 99
logo
National Semiconductor ...
DM93S43 NSC-DM93S43 Datasheet
108Kb / 4P
   4-BIT BY 2-BIT TWOS COMPLEMENT MULTIPLIER
logo
List of Unclassifed Man...
93S43 ETC1-93S43 Datasheet
304Kb / 3P
   4-BIT BY 2-BIT TWOS COMPLEMENT MULTIPLIER
logo
Texas Instruments
SN54LS384 TI-SN54LS384 Datasheet
239Kb / 6P
[Old version datasheet]   8-BIT BY 1-BIT TWOS-COMPLEMENT MULTIPLIERS
logo
Wolfson Microelectronic...
WM2638 WOLFSON-WM2638 Datasheet
360Kb / 11P
   Dual 12-Bit Serial Input Voltage Output DAC with Internal reference
logo
Texas Instruments
DAC61402 TI-DAC61402 Datasheet
4Mb / 52P
[Old version datasheet]   DAC61402 Dual, 12-Bit, High-Voltage-Output DAC With Internal Reference
logo
Linear Technology
LTC1821 LINER-LTC1821 Datasheet
220Kb / 16P
   16-Bit, Ultra Precise, Fast Settling VOUT DAC
LTC1821 LINER-LTC1821_15 Datasheet
231Kb / 16P
   16-Bit, Ultra Precise, Fast Settling VOUT DAC
logo
Analog Devices
AD5329 AD-AD5329 Datasheet
124Kb / 4P
   Two?셲 Complement Dual, 12-Bit DACs
REV PrC, 20 DEC 99
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com