Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

MC14LC5480DW Datenblatt(PDF) 4 Page - Freescale Semiconductor, Inc

Teilenummer MC14LC5480DW
Bauteilbeschribung  5 V PCM Codec-Filter
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC14LC5480DW Datenblatt(HTML) 4 Page - Freescale Semiconductor, Inc

  MC14LC5480DW Datasheet HTML 1Page - Freescale Semiconductor, Inc MC14LC5480DW Datasheet HTML 2Page - Freescale Semiconductor, Inc MC14LC5480DW Datasheet HTML 3Page - Freescale Semiconductor, Inc MC14LC5480DW Datasheet HTML 4Page - Freescale Semiconductor, Inc MC14LC5480DW Datasheet HTML 5Page - Freescale Semiconductor, Inc MC14LC5480DW Datasheet HTML 6Page - Freescale Semiconductor, Inc MC14LC5480DW Datasheet HTML 7Page - Freescale Semiconductor, Inc MC14LC5480DW Datasheet HTML 8Page - Freescale Semiconductor, Inc MC14LC5480DW Datasheet HTML 9Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 24 page
background image
therefore low impedance loads must be between PO+ and
PO–. Connecting PI to VDD will power down the power driver
amplifiers and the PO+ and PO– outputs will be high imped-
ance. This pin is also high impedance when the device is
powered down by the PDI pin.
PO+
Power Amplifier Output (Non–Inverting) (Pin 5)
This is the non–inverting power amplifier output, which is
an inverted version of the signal at PO–. This pin is capable
of driving a 300
Ω load to PO–. Connecting PI to VDD will
power down the power driver amplifiers and the PO+ and
PO– outputs will be high impedance. This pin is also high im-
pedance when the device is powered down by the PDI pin.
See PI and PO– for more information.
DIGITAL INTERFACE
MCLK
Master Clock (Pin 11)
This is the master clock input pin. The clock signal applied
to this pin is used to generate the internal 256 kHz clock and
sequencing signals for the switched–capacitor filters, ADC,
and DAC. The internal prescaler logic compares the clock on
this pin to the clock at FST (8 kHz) and will automatically
accept 256, 512, 1536, 1544, 2048, 2560, or 4096 kHz. For
MCLK frequencies of 256 and 512 kHz, MCLK must be syn-
chronous and approximately rising edge aligned to FST. For
optimum performance at frequencies of 1.536 MHz and
higher, MCLK should be synchronous and approximately ris-
ing edge aligned to the rising edge of FST. In many ap-
plications, MCLK may be tied to the BCLKT pin.
FST
Frame Sync, Transmit (Pin 14)
This pin accepts an 8 kHz clock that synchronizes the out-
put of the serial PCM data at the DT pin. This input is com-
patible with various standards including IDL, Long Frame
Sync, Short Frame Sync, and GCI formats. If both FST and
FSR are held low for several 8 kHz frames, the device will
power down.
BCLKT
Bit Clock, Transmit (Pin 12)
This pin controls the transfer rate of transmit PCM data. In
the IDL and GCI modes it also controls the transfer rate of
the receive PCM data. This pin can accept any bit clock fre-
quency from 64 to 4096 kHz for Long Frame Sync and Short
Frame Sync timing. This pin can accept clock frequencies
from 256 kHz to 4.096 MHz in IDL mode, and from 512 kHz
to 6.176 MHz for GCI timing mode.
DT
Data, Transmit (Pin 13)
This pin is controlled by FST and BCLKT and is high im-
pedance except when outputting PCM data. When operating
in the IDL or GCI mode, data is output in either the B1 or B2
channel as selected by FSR. This pin is high impedance
when the device is in the powered down mode.
FSR
Frame Sync, Receive (Pin 7)
When used in the Long Frame Sync or Short Frame Sync
mode, this pin accepts an 8 kHz clock, which synchronizes
the input of the serial PCM data at the DR pin. FSR can be
asynchronous to FST in the Long Frame Sync or Short
Frame Sync modes. When an ISDN mode (IDL or GCI) has
been selected with BCLKR, this pin selects either B1 (logic 0)
or B2 (logic 1) as the active data channel.
BCLKR
Bit Clock, Receive (Pin 9)
When used in the Long Frame Sync or Short Frame Sync
mode, this pin accepts any bit clock frequency from 64 to
4096 kHz. When this pin is held at a logic 1, FST, BCLKT, DT,
and DR become IDL Interface compatible. When this pin is
held at a logic 0, FST, BCLKT, DT, and DR become GCI Inter-
face compatible.
DR
Data, Receive (Pin 8)
This pin is the PCM data input, and when in a Long Frame
Sync or Short Frame Sync mode is controlled by FSR and
BCLKR. When in the IDL or GCI mode, this data transfer is
controlled by FST and BCLKT. FSR and BCLKR select the
B channel and ISDN mode, respectively.
FUNCTIONAL DESCRIPTION
ANALOG INTERFACE AND SIGNAL PATH
The transmit portion of this device includes a low–noise,
three–terminal op amp capable of driving a 2 k
Ω load. This
op amp has inputs of TI+ (Pin 19) and TI– (Pin 18) and its
output is TG (Pin 17). This op amp is intended to be confi-
gured in an inverting gain circuit. The analog signal may be
applied directly to the TG pin if this transmit op amp is inde-
pendently powered down by connecting the TI+ and TI–
inputs to the VDD power supply. The TG pin becomes high
impedance when the transmit op amp is powered down. The
TG pin is internally connected to a 3–pole anti–aliasing pre–
filter. This pre–filter incorporates a 2–pole Butterworth active
low–pass filter, followed by a single passive pole. This pre–
filter is followed by a single–ended to differential converter
that is clocked at 512 kHz. All subsequent analog processing
utilizes fully–differential circuitry. The next section is a fully–
differential, 5–pole switched–capacitor low–pass filter with a
3.4 kHz frequency cutoff. After this filter is a 3–pole
switched–capacitor high–pass filter having a cutoff fre-
quency of about 200 Hz. This high–pass stage has a trans-
mission zero at dc that eliminates any dc coming from the
analog input or from accumulated op amp offsets in the pre-
ceding filter stages. The last stage of the high–pass filter is
an autozeroed sample and hold amplifier.
One bandgap voltage reference generator and digital–to–
analog converter (DAC) are shared by the transmit and re-
ceive sections. The autozeroed, switched–capacitor
bandgap reference generates precise positive and negative
reference voltages that are virtually independent of tempera-
ture and power supply voltage. A binary–weighted capacitor
array (CDAC) forms the chords of the companding structure,
while a resistor string (RDAC) implements the linear steps
within each chord. The encode process uses the DAC, the
voltage reference, and a frame–by–frame autozeroed
comparator to implement a successive–approximation con-
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com


Ähnliche Teilenummer - MC14LC5480DW

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Motorola, Inc
MC14LC5447 MOTOROLA-MC14LC5447 Datasheet
267Kb / 12P
   Calling Line Identification (CLID) Receiver with Ring Detector
MC14LC5447DW MOTOROLA-MC14LC5447DW Datasheet
267Kb / 12P
   Calling Line Identification (CLID) Receiver with Ring Detector
MC14LC5447P MOTOROLA-MC14LC5447P Datasheet
267Kb / 12P
   Calling Line Identification (CLID) Receiver with Ring Detector
More results

Ähnliche Beschreibung - MC14LC5480DW

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Motorola, Inc
XC145481 MOTOROLA-XC145481 Datasheet
88Kb / 4P
   3 V PCM Codec-Filter
logo
KODENSHI_AUK CORP.
KK145567 KODENSHI-KK145567 Datasheet
373Kb / 10P
   PCM CODEC - FILTER
logo
Motorola, Inc
MC145554 MOTOROLA-MC145554 Datasheet
342Kb / 20P
   PCM Codec-Filter
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554 Datasheet
1Mb / 18P
   PCM Codec-Filter
logo
Integral Corp.
IL145567 INTEGRAL-IL145567 Datasheet
355Kb / 10P
   PCM CODEC - FILTER
logo
LANSDALE Semiconductor ...
ML145554 LANSDALE-ML145554_08 Datasheet
284Kb / 18P
   PCM Codec-Filter
logo
Motorola, Inc
MC145484 MOTOROLA-MC145484 Datasheet
293Kb / 26P
   5V PCM CODEC-FILTER
MC145480 MOTOROLA-MC145480 Datasheet
418Kb / 24P
   5V PCM CODEC-FILTER
logo
National Semiconductor ...
TP3094 NSC-TP3094 Datasheet
186Kb / 19P
   Quad PCM Codec/Filter
logo
NXP Semiconductors
MC145484 NXP-MC145484 Datasheet
607Kb / 28P
   5V PCM Codec-Filter
REV 2 3/98
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com