Datenblatt-Suchmaschine für elektronische Bauteile |
|
MC100E210 Datenblatt(PDF) 1 Page - ON Semiconductor |
|
MC100E210 Datenblatt(HTML) 1 Page - ON Semiconductor |
1 / 8 page © Semiconductor Components Industries, LLC, 2003 October, 2003 − Rev. 2 1 Publication Order Number: MC100E210/D MC100E210 5VECL Dual 1:4, 1:5 Differential Fanout Buffer The MC100E210 is a low voltage, low skew dual differential ECL fanout buffer designed with clock distribution in mind. The device features two fanout buffers, a 1:4 and a 1:5 buffer, on a single chip. The device features fully differential clock paths to minimize both device and system skew. The dual buffer allows for the fanout of two signals through a single chip, thus reducing the skew between the two fundamental signals from a part−to−part skew down to an output−to−output skew. This capability reduces the skew by a factor of 4 as compared to using two LVE111’s to accomplish the same task. The lowest TPD delay time results from terminating only one output pair, and the greatest TPD delay time results from terminating all the output pairs. This shift is about 10−20 pS in TPD. The skew between any two output pairs within a device is typically about 25 nS. If other output pairs are not terminated, the lowest TPD delay time results from both output pairs and the skew is typically 25 nS. When all outputs are terminated, the greatest TPD (delay time) occurs and all outputs display about the same 10−20 pS increase in TPD, so the relative skew between any two output pairs remains about 25 nS. For more information on using PECL, designers should refer to Application Note AN1406/D. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. • Dual Differential Fanout Buffers • 200 ps Part−to−Part Skew • 50 ps Typical Output−to−Output Skew • Low Voltage ECL/PECL Compatible • The 100 Series Contains Temperature Compensation • 28−lead PLCC Packaging • PECL Mode Operating Range: V CC = 4.2 V to 5.7 V with VEE = 0 V • NECL Mode Operating Range: V CC = 0 V with VEE = −4.2 V to −5.7 V • Internal Input 75 KW Pulldown Resistors • Q Output will Default LOW with Inputs Open or at V EE • ESD Protection: Human Body Model; >2 KV, Machine Model; >200 V • Meets or Exceeds JEDEC Spec EIA/JESD78 IC Latchup Test • Moisture Sensitivity Level 1 For Additional Information, see Application Note AND8003/D • Flammability Rating: UL 94 V−0 @ 0.125 in, Oxygen Index: 28 to 34 • Transistor Count = 179 devices Device Package Shipping† ORDERING INFORMATION *For additional information, see Application Note AND8002/D MC100E210FN PLCC−28 37 Units / Rail MC100E210FNR2 PLCC−28 500 Tape & Reel MARKING DIAGRAM A = Assembly Location WL = Wafer Lot YY = Year WW = Work Week PLCC−28 FN SUFFIX CASE 776 MC100E210FN AWLYYWW 128 http://onsemi.com †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. |
Ähnliche Teilenummer - MC100E210 |
|
Ähnliche Beschreibung - MC100E210 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |