Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ST5088 Datenblatt(PDF) 6 Page - STMicroelectronics

Teilenummer ST5088
Bauteilbeschribung  PROGRAMMABLE AUDIO FRONT END FOR DIGITAL PHONES AND ISDN TERMINALS
Download  33 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Direct Link  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

ST5088 Datenblatt(HTML) 6 Page - STMicroelectronics

Back Button ST5088 Datasheet HTML 2Page - STMicroelectronics ST5088 Datasheet HTML 3Page - STMicroelectronics ST5088 Datasheet HTML 4Page - STMicroelectronics ST5088 Datasheet HTML 5Page - STMicroelectronics ST5088 Datasheet HTML 6Page - STMicroelectronics ST5088 Datasheet HTML 7Page - STMicroelectronics ST5088 Datasheet HTML 8Page - STMicroelectronics ST5088 Datasheet HTML 9Page - STMicroelectronics ST5088 Datasheet HTML 10Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 33 page
background image
FUNCTIONAL DESCRIPTION
Power on initialization:
When power is first applied, power on reset
cicuitry initializes PIAFE and puts it into the power
down state. Gain Control Registers for the various
programmable gain amplifiers and programmable
switches are initialized as indicated in the Control
Register description section. All CODEC functions
are disabled. Digital Interface is configured in GCI
mode or in COMBO I/II mode depending on Mode
Select pin connection.
The desired selection for all programmable func-
tions may be intialized prior to a power up com-
mand using Monitor channel in GCI mode or MI-
CROWIRE port in COMBO I/II mode.
Power up/down control:
Following power-on initialization, power up and
power down control may be accomplished by writ-
ing any of the control instructions listed in Table 1
into PIAFE with ”P” bit set to 0 for power up or 1
for power down.
Normally, it is recommended that all programma-
ble functions be initially programmed while the
device is powered down. Power state control can
then be included with the last programming in-
struction or in a separate single byte instruction.
Any of the programmable registers may also be
modified while ST5088 is powered up or down by
setting ”P” bit as indicated. When power up or
down control is entered as a single byte instruc-
tion, bit 1 must be set to a 0.
When a power up command is given, all de-acti-
vated circuits are activated, but output DX will re-
main in the high impedance state on B time slots
until the second Fs pulse after power up, even if a
B channel is selected.
Power down state:
Following a period of activity, power down state
may be reentered by writing a power down in-
struction.
Control Registers remain in their current state and
can be changed either by MICROWIRE control in-
terface or GCI control channel depending on
mode selected.
In addition to the power down instruction, detec-
tion of loss MCLK (no transition detected) auto-
matically enters the device in ”reset” power down
state with DX output in the high impedance state
and L0 in high impedance state.
Transmit section:
Transmit analog interface is designed in two
stages to enable gains up to 35 dB to be realized.
Stage 1 is a low noise differential amplifier provid-
ing 20 dB gain. A microphone may be ca-
pacitevely connected to MIC1+, MIC1- inputs,
while the MIC2+ MIC2– inputs may be used to
capacitively connect a second microphone (for
digital handsfree operation) or an auxiliary audio
circuit such as TEA 7540 Hands-free circuit. MIC1
or MIC2 source is selected with bit 7 of register
CR4.
Following the first stage is a programmable gain
Following pin definitions are used only when COMBO I/II mode with separate MICROWIRE com-
patible serial control port is selected. (MS input set equal one)
PIN FUNCTIONS (continued)
SO
PLCC
Name
Description
12
13
CO
Control data Output: Serial control/status information is shifted
out from the PIAFE on this pin when CS- is low on the falling
odges of CCLK.
13
14
CI
Control data Input: Serial Control information is shifted into the
PIAFE on this pin when CS- is low on the rising edges of CCLK.
19
19
CCLK
Control Clock input: This clock shifts serial control information
into CI and out from CO when the CS- input is low, depending
on the current instruction. CCLK may be asynchronous with
the other system clocks.
20
20
CS-
Chip Select input: When this pin is low, control information is
written into and out from the PIAFE via CI and CO pins.
Following pin definitions are used only when the GCI mode is selected. (MS input set equal zero)
PIN FUNCTIONS (continued)
SO
PLCC
Name
Description
19,13,12,20
19,14,13,20
A0,A1,A2,A3
These pins select the address of PIAFE on GCI interface and
must be hardwired to either VCC or GND. A0,A1,A2,A3 refer to
C4,C5,C6,C7 bits of the first address byte respectively.
ST5088
6/33


Ähnliche Teilenummer - ST5088

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
STMicroelectronics
ST5080 STMICROELECTRONICS-ST5080 Datasheet
347Kb / 32P
   PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
ST5080A STMICROELECTRONICS-ST5080A Datasheet
347Kb / 32P
   PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
ST5080D STMICROELECTRONICS-ST5080D Datasheet
347Kb / 32P
   PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
More results

Ähnliche Beschreibung - ST5088

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
STMicroelectronics
ST5080A STMICROELECTRONICS-ST5080A Datasheet
347Kb / 32P
   PIAFE PROGRAMMABLE ISDN AUDIO FRONT END
logo
Infineon Technologies A...
PEF24901 INFINEON-PEF24901 Datasheet
1Mb / 111P
   Quad ISDN 4B3T Echocanceller Digital Front End
DS1, Sep. 2002
PEF24911 INFINEON-PEF24911 Datasheet
2Mb / 155P
   Quad ISDN 2B1Q Echocanceller Digital Front End
DS 3, July 2001
logo
List of Unclassifed Man...
YTD427 ETC-YTD427 Datasheet
172Kb / 23P
   ISDN DSU Analog Front End
logo
STMicroelectronics
STA001 STMICROELECTRONICS-STA001 Datasheet
310Kb / 20P
   RF FRONT-END FOR DIGITAL RADIO
logo
ams AG
AS3510 AMSCO-AS3510 Datasheet
60Kb / 2P
   Analog Audio Front-End
AS1488 AMSCO-AS1488 Datasheet
875Kb / 20P
   Analog Audio Front End
logo
Infineon Technologies A...
PEB24902 INFINEON-PEB24902 Datasheet
1,017Kb / 52P
   Quad ISDN Echocancellation Circuit Analog Front End for Splitterless ADSL over ISDN
Rev. 1, May 2004
logo
ams AG
AS3510 AMSCO-AS3510_04 Datasheet
875Kb / 20P
   ANALOG AUDIO FRONT-END
logo
Vishay Siliconix
SI9121 VISHAY-SI9121 Datasheet
98Kb / 9P
   High-Voltage, Non-Isolated Buck-Boost Converter for ISDN Digital Phones
Rev. C, 19-Apr-04
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com