Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SN74ACT3631PCB Datenblatt(PDF) 6 Page - Texas Instruments

Teilenummer SN74ACT3631PCB
Bauteilbeschribung  512 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
Download  26 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74ACT3631PCB Datenblatt(HTML) 6 Page - Texas Instruments

Back Button SN74ACT3631PCB Datasheet HTML 2Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 3Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 4Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 5Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 6Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 7Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 8Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 9Page - Texas Instruments SN74ACT3631PCB Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 26 page
background image
SN74ACT3631
512
× 36
CLOCKED FIRST-IN, FIRST-OUT MEMORY
SCAS246G – AUGUST 1993 – REVISED APRIL 1998
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
NAME
I/O
DESCRIPTION
W/RA
I
Port-A write/read select. A high on W/RA selects a write operation and a low selects a read operation on port A for a
low-to-high transition of CLKA. The A0 – A35 outputs are in the high-impedance state when W/RA is high.
W/RB
I
Port-B write/read select. A low on W/RB selects a write operation and a high selects a read operation on port B for a
low-to-high transition of CLKB. The B0 – B35 outputs are in the high-impedance state when W/RB is low.
detailed description
reset
The SN74ACT3631 is reset by taking the reset (RST) input low for at least four port-A clock (CLKA) and four
port-B clock (CLKB) low-to-high transitions. The reset input can switch asynchronously to the clocks. A reset
initializes the memory read and write pointers and forces the input-ready (IR) flag low, the output-ready (OR)
flag high, the almost-empty (AE) flag low, and the almost-full (AF) flag high. Resetting the device also forces
the mailbox flags (MBF1, MBF2) high. After a FIFO is reset, its input-ready flag is set high after at least two clock
cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.
almost-empty flag and almost-full flag offset programming
Two registers in the SN74ACT3631 are used to hold the offset values for the almost-empty and almost-full flags.
The almost-empty (AE) flag offset register is labeled X, and the almost-full (AF) flag offset register is labeled Y.
The offset registers can be loaded with a value in three ways: one of two preset values is loaded into the offset
registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag
select (FS1, FS0) inputs during a low-to-high transition on the RST input (see Table 1).
Table 1. Flag Programming
FS1
FS0
RST
X AND Y REGISTERS†
H
H
Serial load
H
L
64
L
H
8
L
L
Parallel load from port A
† X register holds the offset for AE; Y register holds the
offset for AF.
preset values
If a preset value of 8 or 64 is chosen by FS1 and FS0 at the time of a RST low-to-high transition according to
Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is
necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.
parallel load from port A
To program the X and Y registers from port A, the device is reset with FS0 and FS1 low during the low-to-high
transition of RST. After this reset is complete, the IR flag is set high after two low-to-high transitions on CLKA.
The first two writes to the FIFO do not store data in its memory but load the offset registers in the order Y, X.
Each offset register of the SN74ACT3631 uses port-A inputs (A8 – A0). The highest number input is used as
the most-significant bit of the binary number in each case. Each register value can be programmed from 1 to
508. After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.


Ähnliche Teilenummer - SN74ACT3631PCB

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74ACT3632 TI-SN74ACT3632 Datasheet
407Kb / 27P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632-15PCB TI1-SN74ACT3632-15PCB Datasheet
503Kb / 30P
[Old version datasheet]   512 횞 36 횞 2CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632-15PQ TI1-SN74ACT3632-15PQ Datasheet
503Kb / 30P
[Old version datasheet]   512 횞 36 횞 2CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632-15PQG4 TI1-SN74ACT3632-15PQG4 Datasheet
503Kb / 30P
[Old version datasheet]   512 횞 36 횞 2CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632-20PCB TI1-SN74ACT3632-20PCB Datasheet
503Kb / 30P
[Old version datasheet]   512 횞 36 횞 2CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results

Ähnliche Beschreibung - SN74ACT3631PCB

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN54ACT3632 TI-SN54ACT3632 Datasheet
383Kb / 25P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632 TI-SN74ACT3632 Datasheet
407Kb / 27P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7803 TI-SN74ALVC7803 Datasheet
196Kb / 14P
[Old version datasheet]   512 횞 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641 TI-SN74ACT3641 Datasheet
379Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN54ACT3641 TI-SN54ACT3641 Datasheet
377Kb / 26P
[Old version datasheet]   1024 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI-SN74ACT3651 Datasheet
376Kb / 26P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651 TI1-SN74ACT3651_09 Datasheet
470Kb / 29P
[Old version datasheet]   2048 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ABT3611 TI-SN74ABT3611 Datasheet
368Kb / 26P
[Old version datasheet]   64 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3638 TI-SN74ACT3638 Datasheet
461Kb / 30P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819A TI-SN74ABT7819A Datasheet
321Kb / 21P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com