Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SN74ACT3638PQ Datenblatt(PDF) 6 Page - Texas Instruments

Teilenummer SN74ACT3638PQ
Bauteilbeschribung  512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
Download  30 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

SN74ACT3638PQ Datenblatt(HTML) 6 Page - Texas Instruments

Back Button SN74ACT3638PQ Datasheet HTML 2Page - Texas Instruments SN74ACT3638PQ Datasheet HTML 3Page - Texas Instruments SN74ACT3638PQ Datasheet HTML 4Page - Texas Instruments SN74ACT3638PQ Datasheet HTML 5Page - Texas Instruments SN74ACT3638PQ Datasheet HTML 6Page - Texas Instruments SN74ACT3638PQ Datasheet HTML 7Page - Texas Instruments SN74ACT3638PQ Datasheet HTML 8Page - Texas Instruments SN74ACT3638PQ Datasheet HTML 9Page - Texas Instruments SN74ACT3638PQ Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 30 page
background image
SN74ACT3638
512
× 32 × 2
CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SCAS228D – JUNE 1992 – REVISED APRIL 1998
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
NAME
I/O
DESCRIPTION
ORB
O
(port B)
Port-B output-ready flag. ORB is synchronized to the low-to-high transition of CLKB. When ORB is low, FIFO1 is empty
and reads from its memory are disabled. Ready data is present on the output register of FIFO1 when ORB is high.
ORB is forced low when FIFO1 is reset and goes high on the third low-to-high transition of CLKB after a word is loaded
to empty memory.
RDYA
O
(port A)
Port-A ready. A high on W/RA selects the inverted state of IRA for output on RDYA, and a low on W/RA selects the
inverted state of ORA for output on RDYA.
RDYB
O
(port B)
Port-B ready. A low on W/RB selects the inverted state of IRB for output on RDYB, and a high on W/RB selects the
inverted state of ORB for output on RDYB.
RFM
I
FIFO1 read from mark. When FIFO1 is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB
to reset the FIFO1 read pointer to the retransmit location and output the first retransmit data.
RST1
I
FIFO1 reset. To reset FIFO1, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur
while RST1 is low. The low-to-high transition of RST1 latches the status of FS0 and FS1 for AFA and AEB offset
selection. FIFO1 must be reset upon power up before data is written to its RAM.
RST2
I
FIFO2 reset. To reset FIFO2, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur
while RST2 is low. The low-to-high transition of RST2 latches the status of FS0 and FS1 for AFB and AEA offset
selection. FIFO2 must be reset upon power up before data is written to its RAM.
RTM
I
FIFO1 retransmit mode. When RTM is high and valid data is present on the output of FIFO1, a low-to-high transition
of CLKB selects the data for the beginning of a FIFO1 retransmit. The selected position remains the initial retransmit
point until a low-to-high transition of CLKB occurs while RTM is low, which takes FIFO out of retransmit mode.
W/RA
I
Port-A write/read select. A high on W/RA selects a write operation and a low selects a read operation on port A for
a low-to-high transition of CLKA. The A0 – A31 outputs are in the high-impedance state when W/RA is high.
W/RB
I
Port-B write/read select. A low on W/RB selects a write operation and a high selects a read operation on port B for
a low-to-high transition of CLKB. The B0 – B31 outputs are in the high-impedance state when W/RB is low.
detailed description
reset
The FIFO memories of the SN74ACT3638 are reset separately by taking their reset (RST1, RST2) inputs low
for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. The reset inputs can
switch asynchronously to the clocks. A FIFO reset initializes the internal read and write pointers and forces the
input-ready flag (IRA, IRB) low, the output-ready flag (ORA, ORB) low, the almost-empty flag (AEA, AEB) low,
and the almost-full flag (AFA, AFB) high. Resetting a FIFO also forces the mailbox flag (MBF1, MBF2) of the
parallel mailbox register high. After a FIFO is reset, its input-ready flag is set high after two clock cycles to begin
normal operation. A FIFO must be reset after power up before data is written to its memory.
A low-to-high transition on a FIFO reset (RST1, RST2) input latches the value of the flag-select (FS0, FS1)
inputs for choosing the almost-full and almost-empty offset programming method (see
almost-empty and
almost-full flag offset programming).
almost-empty flag and almost-full flag offset programming
Four registers in the SN74ACT3638 are used to hold the offset values for the almost-empty and almost-full flags.
The port-B almost-empty flag (AEB) offset register is labeled X1, and the port-A almost-empty flag (AEA) offset
register is labeled X2. The port-A almost-full flag (AFA) offset register is labeled Y1, and the port-B almost-full
flag (AFB) offset register is labeled Y2. The index of each register name corresponds to its FIFO number. The
offset registers can be loaded with preset values during the reset of a FIFO or they can be programmed from
port A (see Table 1).


Ähnliche Teilenummer - SN74ACT3638PQ

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74ACT3638-15PCB TI1-SN74ACT3638-15PCB Datasheet
552Kb / 33P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3638-15PQ TI1-SN74ACT3638-15PQ Datasheet
552Kb / 33P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3638-20PCB TI1-SN74ACT3638-20PCB Datasheet
552Kb / 33P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3638-20PQ TI1-SN74ACT3638-20PQ Datasheet
552Kb / 33P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3638-30PCB TI1-SN74ACT3638-30PCB Datasheet
552Kb / 33P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
More results

Ähnliche Beschreibung - SN74ACT3638PQ

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74ACT3638 TI1-SN74ACT3638_05 Datasheet
552Kb / 33P
[Old version datasheet]   512 횞 32 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819A TI-SN74ABT7819A Datasheet
321Kb / 21P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ABT7819 TI-SN54ABT7819 Datasheet
289Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN54ACT3632 TI-SN54ACT3632 Datasheet
383Kb / 25P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT7819 TI-SN74ABT7819 Datasheet
284Kb / 20P
[Old version datasheet]   512 횞 18 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3632 TI-SN74ACT3632 Datasheet
407Kb / 27P
[Old version datasheet]   512 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ACT3631 TI-SN74ACT3631 Datasheet
378Kb / 26P
[Old version datasheet]   512 횞 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3622 TI-SN74ACT3622 Datasheet
417Kb / 28P
[Old version datasheet]   256 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ABT3612 TI-SN74ABT3612 Datasheet
462Kb / 31P
[Old version datasheet]   64 횞 36 횞 2 CLOCKED BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY
SN74ALVC7803 TI-SN74ALVC7803 Datasheet
196Kb / 14P
[Old version datasheet]   512 횞 18 CLOCKED FIRST-IN, FIRST-OUT MEMORY
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com