Datenblatt-Suchmaschine für elektronische Bauteile |
|
BU21023FV-ME2 Datenblatt(PDF) 10 Page - Rohm |
|
BU21023FV-ME2 Datenblatt(HTML) 10 Page - Rohm |
10 / 18 page Technical Note 10/17 www.rohm.com 2011.08 - Rev.A © 2011 ROHM Co., Ltd. All rights reserved. BU21023GUL,BU21023MUV,BU21024FV-M 【 BU21023MUV】 No. Pin name I/O Function fig 1 NC - - - 2 NC - - - 3 NC - - - 4 YN I/O Panel interface E 5 XN I/O Panel interface E 6 YP I/O Panel interface E 7 XP I/O Panel interface E 8 T4 I/O Test pin E 9 PVDD O Regulator output (for supply panel voltage) - 10 AVDD O Regulator output (for supply analog block) - 11 DVDD I/O Regulator output (for supply digital block) or supply digital voltage (DVDD_EXT="H") - 12 DVDD_EXT I Digital voltage enable (H=Hi-Z , L=DVDD enable) E 13 VDD - Supply voltage - 14 VSS - Ground - 15 RSTB I H/W reset E 16 CLK_EXT I Supply external clock for debug A 17 T1 I Test pin A 18 T2 I Test pin A 19 T3 I Test pin A 20 IFSEL I Intereface select pin (L=SPI, H=2wire serial) A 21 SO O SPI Serila data output 2wire - F 22 INT O Interrupt output C 23 SEL_CSB I SPI Chip select 2wire Slave address select C 24 SDA_SI I/O SPI Serial data input 2wire Serial data in-out C 25 SCL_SCK I SPI Serial clock input 2wire Serial clock input C 26 EDA I/O EEPROM SDA C 27 ECL O EEPROM SCL C 28 NC - - - 1. Please use 1.0uF capacitors between AVDD and DVDD to GND, and leave PVDD terminal open. 2. If DVDD_EXT=”H “, the DVDD pin can be connected to an external 1.8V power source. 3. Please pull up the ECL, EDA, and INT pins using 10k ohm resistors as shown in the application diagram at the end of this document. ECL and EDA pins may be directly connected to GND if an external EEPROM is not being used. Please connect a 0.1uF capacitor between T4 and GND. T1, T2 & T3 pins should be connected to GND. 4. When using the 2 wire serial interface, please pull up the SCL_SCK, SDA_SI pins via 10k ohms and leave SO unconnected. 5. Please note that the values of resistors and capacitors mentioned here are only recommended values. 6. RSTB should be held low until supply voltage VDD has ramped up and has reached a stable level. 7. The polarity of INT pin is programmable via register 0x30 8. Connect CLK_EXT to GND for normal use 22 INT 23 24 25 26 27 28 SEL_CSB SDA_SI SCL_SCK EDA ECL NC 14 VSS 13 12 11 10 9 8 VDD DVDD_EXT DVDD AVDD PVDD T4 TOP VIEW (LEAD SIDE DOWN) 28 INT 27 26 25 24 23 22 SEL_CSB SDA_SI SCL_SCK EDA ECL NC 8 VSS 9 10 11 12 13 14 VDD DVDD_EXT DVDD AVDD PVDD T4 BOTTOM VIEW (LEAD SIDE UP) |
Ähnliche Teilenummer - BU21023FV-ME2 |
|
Ähnliche Beschreibung - BU21023FV-ME2 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |