Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

SN74AHC74QPWRG4Q1 Datenblatt(PDF) 3 Page - Texas Instruments

Click here to check the latest version.
Teilenummer SN74AHC74QPWRG4Q1
Bauteilbeschribung  DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

SN74AHC74QPWRG4Q1 Datenblatt(HTML) 3 Page - Texas Instruments

  SN74AHC74QPWRG4Q1 Datasheet HTML 1Page - Texas Instruments SN74AHC74QPWRG4Q1 Datasheet HTML 2Page - Texas Instruments SN74AHC74QPWRG4Q1 Datasheet HTML 3Page - Texas Instruments SN74AHC74QPWRG4Q1 Datasheet HTML 4Page - Texas Instruments SN74AHC74QPWRG4Q1 Datasheet HTML 5Page - Texas Instruments SN74AHC74QPWRG4Q1 Datasheet HTML 6Page - Texas Instruments SN74AHC74QPWRG4Q1 Datasheet HTML 7Page - Texas Instruments SN74AHC74QPWRG4Q1 Datasheet HTML 8Page - Texas Instruments SN74AHC74QPWRG4Q1 Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
SN74AHC74QQ1
DUAL POSITIVEEDGETRIGGERED DTYPE FLIPFLOP
WITH CLEAR AND PRESET
SGDS020A − FEBRUARY 2002 − REVISED APRIL 2008
3
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
absolute maximum ratings over operating free-air temperature range (unless otherwise noted)
Supply voltage range, VCC
−0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input voltage range, VI (see Note 1)
−0.5 V to 7 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output voltage range, VO (see Note 1)
−0.5 V to VCC + 0.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input clamp current, IIK (VI < 0)
−20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Output clamp current, IOK (VO < 0 or VO > VCC)
±20 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous output current, IO (VO = 0 to VCC)
±25 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Continuous current through VCC or GND
±50 mA
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Package thermal impedance,
θJA (see Note 2): D package
86
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
PW package
113
°C/W
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Storage temperature range, Tstg
−65
°C to 150°C
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and
functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not
implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
NOTES:
1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
2. The package thermal impedance is calculated in accordance with JESD 51-7.
recommended operating conditions (see Note 3)
MIN
MAX
UNIT
VCC
Supply voltage
2
5.5
V
VCC = 2 V
1.5
VIH
High-level input voltage
VCC = 3 V
2.1
V
VIH
High-level input voltage
VCC = 5.5 V
3.85
V
VCC = 2 V
0.5
VIL
Low-level input voltage
VCC = 3 V
0.9
V
VIL
Low-level input voltage
VCC = 5.5 V
1.65
V
VI
Input voltage
0
5.5
V
VO
Output voltage
0
VCC
V
VCC = 2 V
−50
mA
IOH
High-level output current
VCC = 3.3 V ± 0.3 V
−4
mA
IOH
High-level output current
VCC = 5 V ± 0.5 V
−8
mA
VCC = 2 V
50
mA
IOL
Low-level output current
VCC = 3.3 V ± 0.3 V
4
mA
IOL
Low-level output current
VCC = 5 V ± 0.5 V
8
mA
∆t/∆v
Input transition rise or fall rate
VCC = 3.3 V ± 0.3 V
100
ns/V
∆t/∆v
Input transition rise or fall rate
VCC = 5 V ± 0.5 V
20
ns/V
TA
Operating free-air temperature
−40
125
°C
NOTE 3: All unused inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the TI application report,
Implications of Slow or Floating CMOS Inputs, literature number SCBA004.


Ähnliche Teilenummer - SN74AHC74QPWRG4Q1

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74AHC74QPWRG4Q1 TI1-SN74AHC74QPWRG4Q1 Datasheet
1Mb / 29P
[Old version datasheet]   SN74AHC74Q-Q1 Automotive Dual Positive-Edge-Triggered D-Type Flip-Flops With Clear and Preset
REVISED AUGUST 2023
More results

Ähnliche Beschreibung - SN74AHC74QPWRG4Q1

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
SN74HC74-Q1 TI1-SN74HC74-Q1_15 Datasheet
828Kb / 14P
[Old version datasheet]   DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
74ACT11074 TI-74ACT11074 Datasheet
81Kb / 5P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74HC74-EP TI1-SN74HC74-EP Datasheet
600Kb / 12P
[Old version datasheet]   DUAL D-TYPE POSITIVE EDGE TRIGGERED FLIP-FLOP WITH CLEAR AND PRESET
SN74AHCT74-EP TI1-SN74AHCT74-EP Datasheet
434Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
74AC11074 TI-74AC11074 Datasheet
92Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
REVISED APRIL 1996
logo
Fairchild Semiconductor
DM74AS74 FAIRCHILD-DM74AS74 Datasheet
69Kb / 7P
   Dual D-Type Positive-Edge-Triggered Flip-Flop with Preset and Clear
logo
Texas Instruments
SN74LVC74 TI-SN74LVC74 Datasheet
84Kb / 6P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-EP TI1-SN74LVC74A-EP Datasheet
550Kb / 13P
[Old version datasheet]   DUAL POSITIVE EDGE TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74LVC74A-Q1 TI1-SN74LVC74A-Q1 Datasheet
222Kb / 11P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ACT74-EP TI1-SN74ACT74-EP Datasheet
285Kb / 9P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
SN74ALVC74 TI-SN74ALVC74 Datasheet
127Kb / 8P
[Old version datasheet]   DUAL POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH CLEAR AND PRESET
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com