Datenblatt-Suchmaschine für elektronische Bauteile |
|
CXA3026Q Datenblatt(PDF) 11 Page - Sony Corporation |
|
CXA3026Q Datenblatt(HTML) 11 Page - Sony Corporation |
11 / 30 page – 11 – CXA3026Q 8bits CLKOUT DATA 8bits CLKOUT DATA CLK A B CLK CXA3026Q CXA3026Q CLK RESETN CLK RESETN A B 8bits CLKOUT DATA 8bits CLKOUT DATA CLK CXA3026Q CXA3026Q A B CLK RESETN CLK RESETN CLK RESET signal RESET signal (Reset period) (Reset period) When the RESET signal is not used. When the RESET signal is used. 2. Straight mode (See Application Circuits 1-(4), (5) and (6).) Set the SELECT pin to GND for this mode. In this mode, data output can be obtained in accordance with the clock frequency applied to the A/D converter for applications which use the clock applied to the A/D converter as the system clock. The A/D converter can operate at Fc (min.) = 100MSPS in this mode. Digital input level and supply voltage settings The logic input level for the CXA3026Q supports ECL, PECL and TTL levels. The power supplies (DVEE3, DGND3) for the logic input block must be set to match the logic input (CLK and RESET signals) level. Digital input level ECL PECL TTL –5V 0V 0V 0V +5V +5V ±5V +5V +5V (1) (4) (2) (5) (3) (6) DVEE3 DGND3 Supply voltage Application circuits Table 3. Logic Input Level and Power Supply Settings |
Ähnliche Teilenummer - CXA3026Q |
|
Ähnliche Beschreibung - CXA3026Q |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |