Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD1955YRS Datenblatt(PDF) 6 Page - Analog Devices

Teilenummer AD1955YRS
Bauteilbeschribung  High Performance Multibit DAC with SACD Playback
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1955YRS Datenblatt(HTML) 6 Page - Analog Devices

Back Button AD1955YRS Datasheet HTML 2Page - Analog Devices AD1955YRS Datasheet HTML 3Page - Analog Devices AD1955YRS Datasheet HTML 4Page - Analog Devices AD1955YRS Datasheet HTML 5Page - Analog Devices AD1955YRS Datasheet HTML 6Page - Analog Devices AD1955YRS Datasheet HTML 7Page - Analog Devices AD1955YRS Datasheet HTML 8Page - Analog Devices AD1955YRS Datasheet HTML 9Page - Analog Devices AD1955YRS Datasheet HTML 10Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 6 / 10 page
background image
AD1955
-6-
Rev. PrF
PRELIMINARY TECHNICAL DATA
OPERATING FEATURES
Serial Data Input Port
The AD1955’s flexible serial data input port accepts standard PCM audio data and external digital filter output data in twos-
complement, MSB-first format in PCM/External digital filter mode and a dedicated SACD serial port accepts DSD bit-stream data in
SACD mode. If the PCM mode is selected by control register 0 bit12 and 13, the left channel data field always precedes the right
channel data field. The serial data format and word length in PCM mode are set by the mode select bits (bits 4 and 5 and bits 2 and 3,
respectively) in the SPI control register.
In all data formats except for the right-justified mode, the serial port will accept an arbitrary number of bits up to a limit of 24 (extra
bits will not cause an error, but they will be truncated internally). In Right-justified mode, control register 0, bits 2 and 3 are used to
set the word length to 16, 18, 20, or 24 bits. The default on power up is 24-bit, I2S.
In the external digital filter mode, selected by control register 0 bit 12 and 13, bits 2 and 3 are used to set the word length to 16, 18, 20
or 24 bits and the format is set with bits 4 and 5. For a burst-mode clock, the format should be set to Left-justified. DSP mode is not
used. The LRCLK is always falling-edge active. The default on power-up is 24-bit mode in PCM and external digital filter mode.
In SACD mode, selected by control register 0, bit 12 and 13, the SACD port will accept a DSD bit-stream.
When the SPI Control Port is not being used, the SPI pins (24, 25 and 26) should be tied to DGND or DVDD.
Serial Data Format in PCM mode
The supported formats are shown in Figure 1. For detailed timing, see Figure 2.
In Left-justified mode, LRCLK is HIGH for the left channel, and LOW for the right channel. Data should valid on the rising edge of
BCLK. The MSB is left-justified to an LRCLK transition, with no MSB delay.
In I2S mode, LRCLK is LOW for the left channel, and HIGH for the right channel. Data should be valid on the rising edge of BCLK.
The MSB is left-justified to an LRCLK transition but with a single BCLK period delay.
In DSP serial port mode, LRCLK must pulse HIGH for at least one bit clock period before the MSB of the left channel is valid, and
LRCLK must pulse HI again for at least one bit clock period before the MSB of the right channel is valid. Data should be valid on the
falling edge of BCLK. The DSP serial port mode can be used with any wordlength up to 24 bits.
In this mode, it is the responsibility of the DSP to ensure that the left data is transmitted with the first LRCLK pulse after RESET, and
that synchronism is maintained from that point forward.
In Right-justified mode (16 bits shown), LRCLK is HIGH for the left channel, LOW for the right channel. Data is valid on the rising
edge of BCLK.
In normal operation, there are 64 bit clocks per frame (or 32 per half-frame). When the SPI wordlength control bits (bits 2 and 3 in
control register 0) are set to 24 bits (0:0), the serial port will begin to accept data starting at the 8th bit clock pulse after the LRCLK
transition. When the word length control bits are set to 20-bit mode, data is accepted starting at the 12th bit clock position. In 18-bit
mode, data is accepted starting at the 14th bit clock position. In 16-bit mode, data is accepted starting at the 16th bit clock position.
These delays are independent of the number of bit clocks per frame, and therefore other data formats are possible using the delay
values described above.
Note that the AD1955 is capable of a 32 X Fs BCLK frequency “packed mode” where the MSB is left-justified to an LRCLK
transition, and the LSB is right-justified to the opposite LRCLK transition. LRCLK is HIGH for the left channel, and LOW for the
right channel. Data is valid on the rising edge of BLCK. Packed mode can be used when the AD1955 is programmed in left or right-
justified mode.
Serial Data Format in External Digital Filter mode
In the external digital filter mode, the AD1955 will accept up to 24 bits serial, twos compliment, MSB first data from an external
digital filter, an HDCD decoder or a general purpose DSP. If the external digital filter mode is selected by control register 0, bits 12
and 13, pins 2 to 5 are assigned as the word clock input (EF_WCLK, Pin 2) , bit clock input (EF_BCLK, Pin 3), left channel data input
(EF_LDATA, Pin 4) and right channel data input (EF_RDATA, Pin 5) respectively to accept 8fs (48 kHz), 4fs (96kHz) or 2fs (196
kHz) over-sampled data.


Ähnliche Teilenummer - AD1955YRS

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD1955ARS AD-AD1955ARS Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1955ARSRL AD-AD1955ARSRL Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1955ARSZ AD-AD1955ARSZ Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
More results

Ähnliche Beschreibung - AD1955YRS

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
EVAL-AD1955EB AD-EVAL-AD1955EB Datasheet
903Kb / 24P
   High Performance Multibit - DAC with SACD Playback
REV. 0
AD1955ARSZ AD-AD1955ARSZ Datasheet
903Kb / 24P
   High Performance Multibit with SACD Playback
REV. 0
AD1958 AD-AD1958 Datasheet
135Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1959 AD-AD1959 Datasheet
107Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1958 AD-AD1958_15 Datasheet
634Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1959 AD-AD1959_15 Datasheet
104Kb / 8P
   PLL/Multibit DAC
REV. 0
AD1855 AD-AD1855 Datasheet
233Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
AD1854 AD-AD1854_15 Datasheet
396Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1854 AD-AD1854 Datasheet
390Kb / 12P
   Stereo, 96 kHz, Multibit DAC
REV. A
AD1855 AD-AD1855_15 Datasheet
234Kb / 15P
   Stereo, 96 kHz, Multibit DAC
REV. B
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com