Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD5426YRM-REEL7 Datenblatt(PDF) 5 Page - Analog Devices

Teilenummer AD5426YRM-REEL7
Bauteilbeschribung  8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Download  24 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD5426YRM-REEL7 Datenblatt(HTML) 5 Page - Analog Devices

  AD5426YRM-REEL7 Datasheet HTML 1Page - Analog Devices AD5426YRM-REEL7 Datasheet HTML 2Page - Analog Devices AD5426YRM-REEL7 Datasheet HTML 3Page - Analog Devices AD5426YRM-REEL7 Datasheet HTML 4Page - Analog Devices AD5426YRM-REEL7 Datasheet HTML 5Page - Analog Devices AD5426YRM-REEL7 Datasheet HTML 6Page - Analog Devices AD5426YRM-REEL7 Datasheet HTML 7Page - Analog Devices AD5426YRM-REEL7 Datasheet HTML 8Page - Analog Devices AD5426YRM-REEL7 Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 24 page
background image
Data Sheet
AD5426/AD5432/AD5443
Rev. G | Page 5 of 24
TIMING CHARACTERISTICS
All input signals are specified with tr = tf = 1 ns (10% to 90% of VDD) and timed from a voltage level of (VIL + VIH)/2. VDD = 2.5 V to 5.5 V,
VREF = 10 V, IOUT2 = 0 V; temperature range for Y version: −40°C to +125°C; all specifications TMIN to TMAX, unless otherwise noted.
Table 2.
Parameter
2.5 V to 5.5 V
4.5 V to 5.5 V
Unit
Test Conditions/Comments
fSCLK
50
50
MHz max
Max clock frequency
t1
20
20
ns min
SCLK cycle time
t2
8
8
ns min
SCLK high time
t3
8
8
ns min
SCLK low time
t41
13
13
ns min
SYNC falling edge to SCLK active edge setup time
t5
5
5
ns min
Data setup time
t6
3
3
ns min
Data hold time
t7
5
5
ns min
SYNC rising edge to SCLK active edge
t8
30
30
ns min
Minimum SYNC high time
t92, 3
80
45
ns typ
SCLK active edge to SDO valid
120
65
ns max
1 Falling or rising edge as determined by control bits of serial word.
2 Daisy-chain and readback modes cannot operate at maximum clock frequency. SDO timing specifications measured with load circuit, as shown in Figure 4.
3 SDO operates with a VDD of 3.0 V to 5.5 V.
DB15
DB0
SCLK
SYNC
DIN
ALTERNATIVELY, DATA MAY BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF
SCLK AS DETERMINED BY CONTROL BITS. TIMING AS PER ABOVE, WITH SCLK INVERTED.
t1
t8
t4
t3
t2
t5
t6
t7
Figure 2. Standalone Mode Timing Diagram
DB15 (N)
DB0 (N)
DB15
(N + 1)
DB0
(N + 1)
SCLK
SDIN
SDO
ALTERNATIVELY, DATA MAY BE CLOCKED INTO INPUT SHIFT REGISTER ON RISING EDGE OF SCLK AS
DETERMINED BY CONTROL BITS. IN THIS CASE, DATA WOULD BE CLOCKED OUT OF SDO ON FALLING
EDGE OF SCLK. TIMING AS PER ABOVE, WITH SCLK INVERTED.
t6
DB15(N)
DB0(N)
t1
t2
t5
t9
t6
t4
t3
t7
t8
SYNC
Figure 3. Daisy-Chain and Readback Modes Timing Diagram


Ähnliche Teilenummer - AD5426YRM-REEL7

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD5426YRM-REEL7 AD-AD5426YRM-REEL7 Datasheet
553Kb / 24P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. 0
More results

Ähnliche Beschreibung - AD5426YRM-REEL7

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD5432 AD-AD5432_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5443 AD-AD5443_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5426 AD-AD5426_15 Datasheet
987Kb / 25P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5426 AD-AD5426 Datasheet
553Kb / 24P
   8-/10-/12-Bit High Bandwidth Multiplying DACs with Serial Interface
REV. 0
AD5452 AD-AD5452_15 Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5449YRUZ AD-AD5449YRUZ Datasheet
619Kb / 32P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
REV. C
AD5451 AD-AD5451_15 Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5453 AD-AD5453_15 Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
AD5429 AD-AD5429_13 Datasheet
717Kb / 28P
   Dual 8-/10-/12-Bit, High Bandwidth, Multiplying DACs with Serial Interface
Rev. E
AD5453YRMZ AD-AD5453YRMZ Datasheet
725Kb / 28P
   8-/10-/12-/14-Bit High Bandwidth Multiplying DACs with Serial Interface
Rev. G
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com