Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD8802ARU Datenblatt(PDF) 7 Page - Analog Devices

Teilenummer AD8802ARU
Bauteilbeschribung  12 Channel, 8-Bit TrimDACs with Power Shutdown
Download  16 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8802ARU Datenblatt(HTML) 7 Page - Analog Devices

Back Button AD8802ARU Datasheet HTML 3Page - Analog Devices AD8802ARU Datasheet HTML 4Page - Analog Devices AD8802ARU Datasheet HTML 5Page - Analog Devices AD8802ARU Datasheet HTML 6Page - Analog Devices AD8802ARU Datasheet HTML 7Page - Analog Devices AD8802ARU Datasheet HTML 8Page - Analog Devices AD8802ARU Datasheet HTML 9Page - Analog Devices AD8802ARU Datasheet HTML 10Page - Analog Devices AD8802ARU Datasheet HTML 11Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 16 page
background image
AD8802/AD8804
REV. 0
–7–
PROGRAMMING THE OUTPUT VOLTAGE
The output voltage range is determined by the external refer-
ence connected to VREFH and VREFL pins. See Figure 16 for a
simplified diagram of the equivalent DAC circuit. In the case of
the AD8802 its VREFL is internally connected to GND and
therefore cannot be offset. VREFH can be tied to VDD and VREFL
can be tied to GND establishing a basic rail-to-rail voltage out-
put programming range. Other output ranges are established by
the use of different external voltage references. The general
transfer equation which determines the programmed output
voltage is:
VO (Dx) = (Dx)/256
× (V
REFH – VREFL) + VREFL
Eq. 1
where Dx is the data contained in the 8-bit DACx register.
MSB
OX
2R
R
P CH
N CH
TO OTHER DACS
R
2R
2R
2R
GND
VREFL
LSB
DAC
REGISTER
D6
D0
D7
VREFH
......
...
Figure 16. AD8802/AD8804 Equivalent TrimDAC Circuit
For example, when VREFH = +5 V and VREFL = 0 V, the follow-
ing output voltages will be generated for the following codes:
Output State
D
VOx
(VREFH = +5 V, VREFL = 0 V)
255
4.98 V
Full Scale
128
2.50 V
Half Scale (Midscale Reset Value)
1
0.02 V
1 LSB
0
0.00 V
Zero Scale
REFERENCE INPUTS (VREFH, VREFL)
The reference input pins set the output voltage range of all
twelve DACs. In the case of the AD8802 only the VREFH pin is
available to establish a user designed full-scale output voltage.
The external reference voltage can be any value between 0 and
VDD but must not exceed the VDD supply voltage. The AD8804
has access to the VREFL which establishes the zero-scale output
voltage, any voltage can be applied between 0 V and VDD. VREFL
can be smaller or larger in voltage than VREFH since the DAC
design uses fully bidirectional switches as shown in Figure 16.
The input resistance to the DAC has a code dependent variation
which has a nominal worst case measured at 55H, which is ap-
proximately 1.2 k
Ω. When V
REFH is greater than VREFL, the
REFL reference must be able to sink current out of the DAC
ladder, while the REFH reference is sourcing current into the
DAC ladder. The DAC design minimizes reference glitch cur-
rent maintaining minimum interference between DAC channels
during code changes.
DAC OUTPUTS (O1–O12)
The twelve DAC outputs present a constant output resistance of
approximately 5 k
Ω independent of code setting. The distribu-
tion of ROUT from DAC-to-DAC typically matches within ± 1%.
However device-to-device matching is process lot dependent
having a
±20% variation. The change in R
OUT with temperature
has a 500 ppm/
°C temperature coefficient. During power shut-
down all twelve outputs are open-circuited.
CS
CLK
SDI
SHDN
AD8802/AD8804
D7
D0
ADDR
DEC
EN
D11
D10
D9
D8
D7
SER
REG
DD0
DAC
REG
#1
R
VDD
D7
D0
DAC
12
DAC
REG
#12
R
DAC
1
8
O1
O2
O4
O5
O6
O7
O8
O9
O10
O11
O12
VREFH
GND
RS
(AD8802 ONLY)
VREFL
(AD8804 ONLY)
O3
Figure 17. Block Diagram
DIGITAL INTERFACING
The AD8802/AD8804 contains a standard three-wire serial in-
put control interface. The three inputs are clock (CLK), CS and
serial data input (SDI). The positive-edge sensitive CLK input
requires clean transitions to avoid clocking incorrect data into
the serial input register. Standard logic families work well. If
mechanical switches are used for product evaluation, they
should be debounced by a flip-flop or other suitable means. Fig-
ure 17 block diagram shows more detail of the internal digital
circuitry. When CS is taken active low, the clock can load data
into the serial register on each positive clock edge, see Table II.
Table II. Input Logic Control Truth Table
CS
CLK
Register Activity
1
X
No effect.
0
P
Shifts Serial Register One bit loading the next bit
in from the SDI pin.
P
1
Clock should be high when the CS returns to the
inactive state.
P = Positive Edge, X = Don’t Care.
The data setup and data hold times in the specification table
determine the data valid time requirements. The last 12 bits of
the data word entered into the serial register are held when CS
returns high. At the same time CS goes high it gates the address
decoder which enables one of the twelve positive-edge triggered
DAC registers, see Figure 18 detail.


Ähnliche Teilenummer - AD8802ARU

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD8802ARU AD-AD8802ARU Datasheet
432Kb / 16P
   12 Channel, 8-Bit TrimDACs with Power Shutdown
REV. 0
AD8802ARU AD-AD8802ARU Datasheet
434Kb / 16P
   12 Channel, 8-Bit TrimDACs with Power Shutdown
REV. 0
AD8802ARU AD-AD8802ARU Datasheet
339Kb / 16P
   12 Channel, 8-Bit TrimDACs with Power Shutdown
REV. 0
More results

Ähnliche Beschreibung - AD8802ARU

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD8804 AD-AD8804_15 Datasheet
434Kb / 16P
   12 Channel, 8-Bit TrimDACs with Power Shutdown
REV. 0
AD8802 AD-AD8802_15 Datasheet
434Kb / 16P
   12 Channel, 8-Bit TrimDACs with Power Shutdown
REV. 0
AD8804ANZ AD-AD8804ANZ Datasheet
434Kb / 16P
   12 Channel, 8-Bit TrimDACs with Power Shutdown
REV. 0
AD8802 AD-AD8802 Datasheet
432Kb / 16P
   12 Channel, 8-Bit TrimDACs with Power Shutdown
REV. 0
AD8802ARZ AD-AD8802ARZ Datasheet
339Kb / 16P
   12 Channel, 8-Bit TrimDACs with Power Shutdown
REV. 0
logo
Linear Technology
LTC1400 LINER-LTC1400 Datasheet
515Kb / 20P
   Complete SO-8, 12-Bit, 400ksps ADC with Shutdown
LTC1404 LINER-LTC1404 Datasheet
455Kb / 24P
   Complete SO-8, 12-Bit, 600ksps ADC with Shutdown
LTC1400 LINER-LTC1400_15 Datasheet
371Kb / 20P
   Complete SO-8, 12-Bit, 400ksps ADC with Shutdown
LTC1404 LINER-LTC1404_15 Datasheet
339Kb / 24P
   Complete SO-8, 12-Bit, 600ksps ADC with Shutdown
LTC1400 LINER-LTC1400_1 Datasheet
2Mb / 20P
   Complete SO-8, 12-Bit, 400ksps ADC with Shutdown
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com