Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD1953YST Datenblatt(PDF) 4 Page - Analog Devices

Teilenummer AD1953YST
Bauteilbeschribung  SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD1953YST Datenblatt(HTML) 4 Page - Analog Devices

  AD1953YST Datasheet HTML 1Page - Analog Devices AD1953YST Datasheet HTML 2Page - Analog Devices AD1953YST Datasheet HTML 3Page - Analog Devices AD1953YST Datasheet HTML 4Page - Analog Devices AD1953YST Datasheet HTML 5Page - Analog Devices AD1953YST Datasheet HTML 6Page - Analog Devices AD1953YST Datasheet HTML 7Page - Analog Devices AD1953YST Datasheet HTML 8Page - Analog Devices AD1953YST Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 32 page
background image
REV. 0
–4–
AD1980
Parameter
PR[K:I]
1
PR[6:0]
1
DVDD Typ
AVDD Typ
Unit
POWER-DOWN STATES
2
Fully Active
000
000 0000
53
70
mA
ADC
000
000 0001
44
66
mA
FRONT DAC
000
000 0010
46
61
mA
SURROUND DAC
010
000 0000
46
61
mA
CENTER/LFE DAC
101
000 0000
46
61
mA
ADC + ALL DACs
111
000 0011
12
33
mA
Mixer
000
000 0100
52
44
mA
ADC + Mixer
000
000 0101
45
39
mA
ALL DACs + Mixer
111
000 0110
31
14
mA
ADC + ALL DACs + Mixer
111
000 0111
12
8
mA
Standby
111
011 1111
0
0
mA
Headphone Standby
000
100 0000
52
65
mA
NOTES
1PR bits are controlled in Reg. 2Ah and 26h
2Values presented with V
REFOUT loaded.
Specifications subject to change without notice.
Parameter
Symbol
Min
Typ
Max
Unit
RESET Active Low Pulsewidth
tRST_LOW
1.0
µs
RESET Inactive to BIT_CLK Startup Delay
tRST2CLK
162.8
400,000
ns
SYNC Active High Pulsewidth
tSYNC_HIGH
1.3
µs
SYNC Low Pulsewidth
tSYNC_LOW
19.5
µs
SYNC Inactive to BIT_CLK Startup Delay
tSYNC2CLK
162.8
ns
BIT_CLK Frequency
12.288
MHz
BIT_CLK Frequency Accuracy
1.0
ppm
BIT_CLK Period
tCLK_PERIOD
81.4
ns
BIT_CLK Output Jitter
1, 2
750
ps
BIT_CLK High Pulsewidth
tCLK_HIGH
40
41.7
ns
BIT_CLK Low Pulsewidth
tCLK_LOW
39.7
41.4
ns
SYNC Frequency
48.0
kHz
SYNC Period
tSYNC_PERIOD
20.8
µs
Setup to Falling Edge of BIT_CLK
tSETUP
4ns
Hold from Falling Edge of BIT_CLK
tHOLD
3ns
BIT_CLK Rise Time
tRISECLK
24
6
ns
BIT_CLK Fall Time
tFALLCLK
24
6
ns
SYNC Rise Time
tRISESYNC
24
6
ns
SYNC Fall Time
tFALLSYNC
24
6
ns
SDATA_IN Rise Time
tRISEDIN
24
6
ns
SDATA_IN Fall Time
tFALLDIN
24
6
ns
SDATA_OUT Rise Time
tRISEDOUT
24
6
ns
SDATA_OUT Fall Time
tFALLDOUT
24
6
ns
End of Slot 2 to BIT_CLK, SDATA_IN Low
tS2_PDOWN
0
1.0
µs
Setup to RESET Inactive (SYNC, SDATA_OUT)
tSETUP2RST
15
ns
Rising Edge of RESET to Hi-Z Delay
tOFF
25
ns
Propagation Delay
15
ns
RESET Rise Time
50
ns
Output Valid Delay from BIT_CLK Rising
15
ns
NOTES
1Guaranteed but not tested.
2Output jitter directly dependent on crystal input jitter.
Specifications subject to change without notice.
TIMING PARAMETERS (Guaranteed over Operating Temperature Range)
Parameter
Min
Typ
Max
Unit
CLOCK SPECIFICATIONS
*
Input Clock Frequency (XTAL Mode or Clock Oscillator)
24.576
MHz
Input Clock Frequency (Reference Clock Mode)
14.31818
MHz
Input Clock Frequency (USB Clock Mode)
48.000
MHz
Recommended Clock Duty Cycle
40
50
60
%
*Guaranteed but not tested.
Specifications subject to change without notice.


Ähnliche Teilenummer - AD1953YST

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD1953YST AD-AD1953YST Datasheet
750Kb / 36P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
REV. 0
AD1953YSTRL AD-AD1953YSTRL Datasheet
750Kb / 36P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
REV. 0
AD1953YSTRL7 AD-AD1953YSTRL7 Datasheet
750Kb / 36P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
REV. 0
More results

Ähnliche Beschreibung - AD1953YST

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD1954 AD-AD1954 Datasheet
1Mb / 36P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
REV. A
AD1954YSTZ AD-AD1954YSTZ Datasheet
1Mb / 36P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
REV. A
AD1953 AD-AD1953 Datasheet
750Kb / 36P
   SigmaDSP??3-Channel, 26-Bit Signal Processing DAC
REV. 0
AD1953 AD-AD1953_15 Datasheet
760Kb / 36P
   SigmaDSP 3-Channel, 26-Bit Signal Processing DAC
REV. 0
AD1954 AD-AD1954_15 Datasheet
1Mb / 36P
   SigmaDSP 3-Channel, 26-Bit Signal Processing DAC
REV. A
AD9789BBC AD-AD9789BBC Datasheet
1Mb / 76P
   14-Bit, 2400 MSPS RF DAC with 4-Channel Signal Processing
REV. A
AD9789BBCZ AD-AD9789BBCZ Datasheet
1Mb / 76P
   14-Bit, 2400 MSPS RF DAC with 4-Channel Signal Processing
REV. A
logo
List of Unclassifed Man...
GE570 ETC1-GE570 Datasheet
142Kb / 7P
   Dual Channel signal processing
logo
Analog Devices
ADAU1781 AD-ADAU1781 Datasheet
944Kb / 88P
   Low Noise Stereo Codec with SigmaDSP Processing Core
Rev. 0
logo
Shenzhenshi YONGFUKANG ...
CSC37534 YONGFUKANG-CSC37534 Datasheet
505Kb / 19P
   3-band audio signal processing circuit
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com