Datenblatt-Suchmaschine für elektronische Bauteile |
|
AK5554VN Datenblatt(PDF) 45 Page - Asahi Kasei Microsystems |
|
AK5554VN Datenblatt(HTML) 45 Page - Asahi Kasei Microsystems |
45 / 68 page [AK5554] 015099864-E-00 2016/03 - 45 - Figure 54. Audio Interface Timing (Slave mode, TDM mode MCLK=2×BICK) Figure 55. Audio Interface Timing (Slave mode, TDM mode MCLK=BICK) [2] DSD mode DSD output is available only when the AK5554 is in Master mode. The DCLK frequency can be selected from 64fs, 128fs and 256fs by setting the DSDSEL1-0 pins (bits). The AK5554 enters Phase Modulation mode by setting PMOD pin = “H” or PMOD bit = “1”. It does not support Phase Modulation mode when the DCLK frequency is 256fs. DCKB bit controls DCLK polarity. DCLK (64fs, 128fs, 256fs) DCKB bit= ”1” DCLK (64fs, 128fs, 256fs) DCKB bit= ”0” DSDOL, DSDOR Normal DSDOL,DSDOR Phase Modulation D1 D0 D1 D2 D0 D2 D3 D1 D2 D3 Figure 56. DSD Mode Timing MCLK BICK tMCB tBIM VIH VIL VIH VIL MCLK BICK tMCB tBIM VIH VIL VIH VIL |
Ähnliche Teilenummer - AK5554VN_16 |
|
Ähnliche Beschreibung - AK5554VN_16 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |