Datenblatt-Suchmaschine für elektronische Bauteile |
|
AK5554VN Datenblatt(PDF) 64 Page - Asahi Kasei Microsystems |
|
AK5554VN Datenblatt(HTML) 64 Page - Asahi Kasei Microsystems |
64 / 68 page [AK5554] 015099864-E-00 2016/03 - 64 - 1. Grounding and Power Supply Decoupling The AK5554 requires careful attention to power supply and grounding arrangements. Normally AVDD and TVDD are supplied from analog supply of the system. The power-up sequence between AVDD and TVDD are not critical when AVDD and TVDD are supplied separately. DVSS and AVSS must be connected to the same analog ground plane. System analog ground and digital ground should be wired separately and connected together as close as possible to where the supplies are brought onto the printed circuit board. Decoupling capacitors for high frequency should be placed as near as possible to the supply pin. 2. Reference Voltage The differential voltage between the VREFH1-2 pins and the VREFL1-2 pins are the common voltage of A/D conversion. The VREFL1-2 pins are normally connected to AVSS. In order to remove a high frequency noise, connect a 20 Ω resistor between the VREFH1-2 pins and analog 5 V supply, and connect a 0.1 μF ceramic capacitor in parallel with an 100 μF electrolytic capacitor between the VREFH1-2 pins and the VREFL1-2 pins. Especially the ceramic capacitor should be connected as close as possible to the pin. All digital signals, especially clocks, should be kept away from the VREFH1-2 pins and VREFL1-2 pins in order to avoid unwanted noise coupling into the AK5554. 3. Analog Inputs The Analog input signal is differentially supplied into the modulator via the AINn+ and the AINn- pins (n= 1-4). The input voltage is the difference between the ALINn+ and ALINn- pins (n= 1-4). The full scale signal on each pin is nominally ±2.8 V (typ). A voltage from AVSS to AVDD can be input to the AK5554. The output code format is two’s complement. The internal HPF removes DC offset (including DC offset by the ADC itself). The AK5554 requires a +5 V analog supply voltage. Any voltage which exceeds the upper limit of AVDD+0.3 V and lower limit of AVSS 0.3 V and any current beyond 10 mA for the analog input pins should be avoided. Excessive currents to the input pins may damage the device. Hence input pins must be protected from signals at or beyond these limits. Use caution especially when using ±15 V for other analog circuits in the system. |
Ähnliche Teilenummer - AK5554VN_16 |
|
Ähnliche Beschreibung - AK5554VN_16 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |