Datenblatt-Suchmaschine für elektronische Bauteile |
|
AM24LC21BISA Datenblatt(PDF) 8 Page - List of Unclassifed Manufacturers |
|
AM24LC21BISA Datenblatt(HTML) 8 Page - List of Unclassifed Manufacturers |
8 / 13 page AM24LC21B Dual Mode, 1K-bits (128 x 8) 2-Wire Serial EEPROM (Preliminary) Anachip Corp. www.anachip.com.tw Rev 0.1 Jul 2, 2003 8/13 SCL SDA IN SDA OUT T SU(ST) T HD(ST) T HD:STA T HD:DAT T SU:DAT T SU(STP) T BUF T AA T AA T SP T L T H T F T R Figure 3-5. Bus timing data 3.1.6 Slave address After generating a START condition, the bus master transmits the slave address consisting of a 7-bit device code (1010) for the AM24LC21B, followed by three 000 3 bits. The eighth bit of slave address determines if the master device wants to read or write to the AM24LC21B (Figure 3-6). The AM24LC21B monitors the bus for its corresponding slave address all the time. It generates an acknowledge bit if the slave address was true and it is not in a programming mode. Operation Control code Chip select W / R Read 1010 000 1 Write 1010 000 0 A Slave address R/W READ/WRITE START 1 0 1 0 0 0 0 Figure 3-6. Control byte allocation 4.1 Byte Write Following the start signal from the master, the slave address (4 bits), 000 (3 bits) and the R/W bit which is a logic low is placed onto the bus by the master transmitter. This indicates to the addressed slave receiver that a byte with a word address will follow after it has generated an acknowledge bit during the ninth clock cycle. Therefore, the next byte transmit-ted by the master is the word address and will be written into the address pointer of the AM24LC21. After receiving another acknowledge signal from the AM24LC21B the master device will transmit the data word to be written into the addressed memory location. The AM24LC21B acknowledges again and the master generates a stop condition. This initiates the internal write cycle, and during this time the AM24LC21B will not generate acknowledge signals (Figure 4-1). It is required that VCLK be held at a logic high level in order to program the device. This applies to byte write and page write operation. Note that VCLK can go low while the device is in its self-timed program operation and not affect programming. 4.2 Page Write The write control byte, word address and the first data byte are transmitted to the AM24LC21B in the same way as in a byte write. But instead of generating a stop condition the master transmits up to eight data bytes to the AM24LC21B which are temporarily stored in the on-chip page buffer and will be written into the memory after the master has transmitted a stop condition. After the receipt of each word, the three lower order address pointer bits are internally incremented by one. The higher order five bits of the word address remains constant. If the master should transmit more than eight words prior to generating the stop condition, the address counter will roll over and the previously received data will be overwritten. As with the byte write operation, once the stop condition is received an internal write cycle will begin (Figure 4-2). It is required that VCLK be held at a logic high level in order to program the device. This applies to byte write and page write operation. Note that VCLK can go low while the device is in its self-timed program operation and not affect programming. |
Ähnliche Teilenummer - AM24LC21BISA |
|
Ähnliche Beschreibung - AM24LC21BISA |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |