 |
Datenblatt-Suchmaschine für elektronische Bauteile |
|
|
Datenblatt-Suchmaschine für elektronische Bauteile |
|
AD7142 Datenblatt(PDF) 36 Page - Analog Devices |
|
||||||||||||||||||||||||||||||
AD7142 Datenblatt(HTML) 36 Page - Analog Devices |
|
|
36 / 70 page  AD7142 Data Sheet Rev. B | Page 36 of 70 NOTES 1. A START CONDITION AT THE BEGINNING IS DEFINED AS A HIGH-TO-LOW TRANSITION ON SDA WHILE SCLK REMAINS HIGH. 2. A STOP CONDITION AT THE END IS DEFINED AS A LOW-TO-HIGH TRANSITION ON SDA WHILE SCLK REMAINS HIGH. 3. THE MASTER GENERATES THE ACK AT THE END OF THE READBACK TO SIGNAL THAT IT DOES NOT WANT ADDITIONAL DATA. 4. 7-BIT DEVICE ADDRESS [DEV A6:DEV A0] = [0 1 0 1 1 X X], WHERE THE TWO LSB X's ARE DON'T CARE BITS. 5. 16-BIT REGISTER ADDRESS[A15:A0] = [X, X, X, X, X, X, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0], WHERE THE UPPER LSB X’s ARE DON’T CARE BITS. 6. REGISTER ADDRESS [A15:A8] AND REGISTER ADDRESS [A7:A0] ARE ALWAYS SEPARATED BY A LOW ACK BITS. 7. REGISTER DATA [D15:D8] AND REGISTER DATA [D7:D0] ARE ALWAYS SEPARATED BY A LOW ACK BIT. 8. THE R/W BIT IS SET TO A1 TO INDICATE A READBACK OPERATION. SDA DEV A6 DEV A5 DEV A4 R/W A7 A6 SCLK DEV A3 A1 A0 1 26 234 17 18 19 20 25 DEV A2 DEV A1 DEV A0 ACK A15 A14 11 16 5678 910 START AD7142-1 DEVICE ADDRESS A9 A8 REGISTER ADDRESS[A15:A8] REGISTER ADDRESS[A7:A0] ACK 35 28 30 34 37 36 44 38 45 D1 D0 D7 D6 REGISTER DATA[D7:D0] SR ACK 46 P DEV A6 DEV A5 DEV A4 1 23 t8 t7 t6 t 5 t4 t2 t1 t3 AD7142 DEVICE ADDRESS ACK 27 AD7142-1 DEVICE ADDRESS DEV A6 DEV A5 DEV A1 DEV A0 R/W 29 39 35 28 30 34 37 36 44 38 45 D1 D0 D7 D6 S ACK 46 t 5 t4 DEV A6 DEV A5 DEV A1 DEV A0 R/W 29 39 P REGISTER DATA[D7:D0] P AD7142-1 DEVICE ADDRESS USING REPEATED START SEPARATE READ AND WRITE TRANSACTIONS ACK ACK Figure 51. Example of I2C Timing for Single Register Readback Operation WRITE OUTPUT FROM MASTER OUTPUT FROM AD7142 S P P 6-BIT DEVICE ADDRESS S = START BIT P = STOP BIT SR = REPEATED START BIT ACK = ACKNOWLEDGE BIT ACK = NO ACKNOWLEDGE BIT REGISTER ADDR [15:8] REGISTER ADDR [7:0] WRITE DATA HIGH BYTE [15:8] WRITE DATA LOW BYTE [7:0] WRITE DATA HIGH BYTE [15:8] WRITE DATA LOW BYTE [7:0] READ DATA HIGH BYTE [15:8] READ DATA LOW BYTE [7:0] W READ (USING REPEATED START) S 6-BIT DEVICE ADDRESS REGISTER ADDR HIGH BYTE REGISTER ADDR LOW BYTE 6-BIT DEVICE ADDRESS READ DATA HIGH BYTE [15:8] W READ DATA LOW BYTE [7:0] P READ DATA HIGH BYTE [15:8] READ DATA LOW BYTE [7:0] READ (WRITE TRANSACTION SETS UP REGISTER ADDRESS) S 6-BIT DEVICE ADDRESS REGISTER ADDR HIGH BYTE REGISTER ADDR LOW BYTE 6-BIT DEVICE ADDRESS READ DATA HIGH BYTE [15:8] W READ DATA LOW BYTE [7:0] P S ACK ACK Figure 52. Example of Sequential I2C Write and Readback Operation VDRIVE INPUT The supply voltage to all pins associated with both the I2C and SPI serial interfaces (SDO, SDI, SCLK, SDA, and CS) is separate from the main VCC supplies and is connected to the VDRIVE pin. This allows the AD7142 to be connected directly to processors whose supply voltage is less than the minimum operating voltage of the AD7142 without the need for external level- shifters. The VDRIVE pin can be connected to voltage supplies as low as 1.65 V and as high as DVCC. |
Ähnliche Teilenummer - AD7142_17 |
|
Ähnliche Beschreibung - AD7142_17 |
|
|
Link URL |
| Privatsphäre und Datenschutz |
| ALLDATASHEETDE.COM |
| War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
