Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD9243 Datenblatt(PDF) 10 Page - Analog Devices

Teilenummer AD9243
Bauteilbeschribung  Complete 14-Bit, 3.0 MSPS Complete 14-Bit, 3.0 MSPS
Download  25 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD9243 Datenblatt(HTML) 10 Page - Analog Devices

Back Button AD9243_17 Datasheet HTML 6Page - Analog Devices AD9243_17 Datasheet HTML 7Page - Analog Devices AD9243_17 Datasheet HTML 8Page - Analog Devices AD9243_17 Datasheet HTML 9Page - Analog Devices AD9243_17 Datasheet HTML 10Page - Analog Devices AD9243_17 Datasheet HTML 11Page - Analog Devices AD9243_17 Datasheet HTML 12Page - Analog Devices AD9243_17 Datasheet HTML 13Page - Analog Devices AD9243_17 Datasheet HTML 14Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 25 page
background image
AD9243
REV. A
–9–
The input SHA of the AD9243 is optimized to meet the perfor-
mance requirements for some of the most demanding commu-
nication, imaging, and data acquisition applications while
maintaining low power dissipation. Figure 22 is a graph of the
full-power bandwidth of the AD9243, typically 40 MHz. Note
that the small signal bandwidth is the same as the full-power
bandwidth. The settling time response to a full-scale stepped
input is shown in Figure 23 and is typically 80 ns to 0.0025%.
The low input referred noise of 0.36 LSB’s rms is displayed via
a grounded histogram and is shown in Figure 13.
FREQUENCY – MHz
0
–3
–12
1
100
10
–6
–9
Figure 22. Full-Power Bandwidth
SETTLING TIME – ns
16000
12000
0
060
10
20
30
40
50
8000
4000
70
80
Figure 23. Settling Time
The SHA’s optimum distortion performance for a differential or
single-ended input is achieved under the following two condi-
tions: (1) the common-mode voltage is centered around mid
supply (i.e., AVDD/2 or approximately 2.5 V) and (2) the input
signal voltage span of the SHA is set at its lowest (i.e., 2 V input
span). This is due to the sampling switches, QS1, being CMOS
switches whose RON resistance is very low but has some signal
dependency which causes frequency dependent ac distortion
while the SHA is in the track mode. The RON resistance of a
CMOS switch is typically lowest at its midsupply but increases
symmetrically as the input signal approaches either AVDD or
AVSS. A lower input signal voltage span centered at midsupply
reduces the degree of RON modulation.
Figure 24 compares the AD9243’s THD vs. frequency perfor-
mance for a 2 V input span with a common-mode voltage of
1 V and 2.5 V. Note the difference in the amount of degrada-
tion in THD performance as the input frequency increases.
Similarly, note how the THD performance at lower frequencies
becomes less sensitive to the common-mode voltage. As the
input frequency approaches dc, the distortion will be domi-
nated by static nonlinearities such as INL and DNL. It is
important to note that these dc static nonlinearities are inde-
pendent of any RON modulation.
FREQUENCY – MHz
–50
–60
–90
0.1
1
10
–70
–80
VCM = 1.0V
VCM = 2.5V
Figure 24. AD9243 THD vs. Frequency for VCM = 2.5 V and
1.0 V (AIN = –0.5 dB, Input Span = 2.0 V p-p)
Due to the high degree of symmetry within the SHA topology, a
significant improvement in distortion performance for differen-
tial input signals with frequencies up to and beyond Nyquist can
be realized. This inherent symmetry provides excellent cancella-
tion of both common-mode distortion and noise. Also, the
required input signal voltage span is reduced by a half which
further reduces the degree of RON modulation and its effects on
distortion.
The optimum noise and dc linearity performance for either
differential or single-ended inputs is achieved with the largest
input signal voltage span (i.e., 5 V input span) and matched
input impedance for VINA and VINB. Note that only a slight
degradation in dc linearity performance exists between the
2 V and 5 V input span as specified in the AD9243 “DC
SPECIFICATIONS.”
Referring to Figure 21, the differential SHA is implemented
using a switched-capacitor topology. Hence, its input imped-
ance and its subsequent effects on the input drive source should
be understood to maximize the converter’s performance. The
combination of the pin capacitance, CPIN, parasitic capacitance
CPAR, and the sampling capacitance, CS, is typically less than
16 pF. When the SHA goes into track mode, the input source
must charge or discharge the voltage stored on CS to the new
input voltage. This action of charging and discharging CS which
is approximately 4 pF, averaged over a period of time and for a
given sampling frequency, FS, makes the input impedance ap-
pear to have a benign resistive component (i.e., 83 k
Ω at F
S =
3.0 MSPS). However, if this action is analyzed within a sam-
pling period (i.e., T = <1/FS), the input impedance is dynamic
due to the instantaneous requirement of charging and discharg-
ing CS. A series resistor inserted between the input drive source
and the SHA input as shown in Figure 25 provides the effective
isolation.


Ähnliche Teilenummer - AD9243_17

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD9243 AD-AD9243_15 Datasheet
403Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
More results

Ähnliche Beschreibung - AD9243_17

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD9243ASZ AD-AD9243ASZ Datasheet
403Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
AD9243 AD-AD9243 Datasheet
545Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
AD9243ASRL AD-AD9243ASRL Datasheet
403Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
AD9243 AD-AD9243_15 Datasheet
403Kb / 24P
   Complete 14-Bit, 3.0 MSPS Monolithic A/D Converter
REV. A
AD9824 AD-AD9824_15 Datasheet
439Kb / 24P
   Complete 14-Bit 30 MSPS CCD Signal Processor
REV. 0
AD9824KCPZ AD-AD9824KCPZ Datasheet
387Kb / 24P
   Complete 14-Bit 30 MSPS CCD Signal Processor
REV. 0
AD9824 AD-AD9824 Datasheet
438Kb / 24P
   Complete 14-Bit 30 MSPS CCD Signal Processor
REV. 0
AD9241 AD-AD9241 Datasheet
495Kb / 24P
   Complete 14-Bit, 1.25 MSPS Monolithic A/D Converter
REV. 0
AD9241 AD-AD9241_17 Datasheet
530Kb / 25P
   Complete 14-Bit, 1.25 MSPS Monolithic A/D Converter
AD9240 AD-AD9240 Datasheet
328Kb / 24P
   Complete 14-Bit, 10 MSPS Monolithic A/D Converter
REV. A
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com