Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AM29PDL128G70R Datenblatt(PDF) 11 Page - SPANSION

Teilenummer AM29PDL128G70R
Bauteilbeschribung  128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIO Control
Download  69 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  SPANSION [SPANSION]
Direct Link  http://www.spansion.com
Logo SPANSION - SPANSION

AM29PDL128G70R Datenblatt(HTML) 11 Page - SPANSION

Back Button AM29PDL128G70R Datasheet HTML 7Page - SPANSION AM29PDL128G70R Datasheet HTML 8Page - SPANSION AM29PDL128G70R Datasheet HTML 9Page - SPANSION AM29PDL128G70R Datasheet HTML 10Page - SPANSION AM29PDL128G70R Datasheet HTML 11Page - SPANSION AM29PDL128G70R Datasheet HTML 12Page - SPANSION AM29PDL128G70R Datasheet HTML 13Page - SPANSION AM29PDL128G70R Datasheet HTML 14Page - SPANSION AM29PDL128G70R Datasheet HTML 15Page - SPANSION Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 69 page
background image
10
Am29PDL128G
July 29, 2002
P R E L I M I NARY
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Am29PDL128G Device Bus Operations
Legend: L = Logic Low = V
IL, H = Logic High = VIH, VID = 11.5–12.5 V, VHH = 9.0 ± 0.5 V, X = Don’t Care, SA = Sector Address,
A
IN = Address In, DIN = Data In, DOUT = Data Out
Notes:
1. Addresses are A21–A0 in double word mode (WORD# = V
IH), A21–A-1 in word mode (WORD# = VIL).
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector
Protection” section.
Word/Double Word Configuration
The WORD# pin controls whether the device data I/O
pins operate in the word or double word configuration.
If the WORD# pin is set at V
IH, the device is in double
word configuration, DQ31–DQ0 are active and con-
trolled by CE# and OE#.
If the WORD# pin is set at V
IL, the device is in word
configuration, and only data I/O pins DQ15–DQ0 are
active and controlled by CE# and OE#. The data I/O
pins DQ30–DQ16 are tri-stated, and the DQ31 pin is
used as an input for the least significant address bit
(LSB) function, which is named A-1.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH. The WORD# pin determines
whether the device outputs array data in words or dou-
ble words.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
addresses on the device address inputs produce valid
data on the device data outputs. Each bank remains
enabled for read access until the command register
contents are altered.
Refer to the AC Read-Only Operations table for timing
specifications and to Figure 11 for the timing diagram.
I
CC1 in the DC Characteristics table represents the ac-
tive current specification for reading array data.
Random Read (Non-Page Read)
Address access time (t
ACC) is equal to the delay from
stable addresses to valid output data. The chip enable
access time (t
CE ) is the delay from the stable ad-
dresses and stable CE# to valid data at the output in-
puts. The output enable access time is the delay from
the falling edge of the OE# to valid data at the output
Operation
CE#
OE#
WE#
RESET#
WP#
Addresses
(Note 1)
DQ31–DQ16
DQ15–
DQ0
WORD#
= V
IH
WORD#
= V
IL
Read
L
L
H
H
X
AIN
DOUT
DQ30–DQ16 =
High-Z, DQ31 = A-1
DOUT
Write
L
H
L
H
X
A
IN
D
IN
D
IN
Standby
VCC ±
0.3 V
XX
VCC ±
0.3 V
X
X
High-Z
High-Z
High-Z
Output Disable
L
H
H
H
X
X
High-Z
High-Z
High-Z
Reset
X
X
X
L
X
X
High-Z
High-Z
High-Z
Temporary Sector
Unprotect (High Voltage)
XX
X
VID
XAIN
DIN
XDIN


Ähnliche Teilenummer - AM29PDL128G70R

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Advanced Micro Devices
AM29PDL128G70RPEF AMD-AM29PDL128G70RPEF Datasheet
628Kb / 71P
   128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
AM29PDL128G70RPEI AMD-AM29PDL128G70RPEI Datasheet
628Kb / 71P
   128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
More results

Ähnliche Beschreibung - AM29PDL128G70R

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Advanced Micro Devices
AM29PDL128G AMD-AM29PDL128G Datasheet
628Kb / 71P
   128 Megabit (8 M x 16-Bit/4 M x 32-Bit) CMOS 3.0 Volt-only, Simultaneous Read/ Write Flash Memory with VersatileIOTM Control
logo
SPANSION
AM75PDL191CHHA SPANSION-AM75PDL191CHHA Datasheet
2Mb / 129P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM75PDL191CHH_0402 SPANSION-AM75PDL191CHH_0402 Datasheet
2Mb / 136P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM75PDL191BHHA SPANSION-AM75PDL191BHHA Datasheet
1Mb / 129P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM29PDLI27H SPANSION-AM29PDLI27H Datasheet
750Kb / 68P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
AM29PDL127H SPANSION-AM29PDL127H Datasheet
991Kb / 68P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
S29JL032H SPANSION-S29JL032H_09 Datasheet
1Mb / 61P
   32 Megabit (4 M x 8-Bit/2 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
AM29PDL640G SPANSION-AM29PDL640G Datasheet
1Mb / 61P
   64 Megabit (4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory with Enhanced VersatileIO Control
logo
Advanced Micro Devices
AM29PDL129H AMD-AM29PDL129H Datasheet
841Kb / 49P
   128 Megabit (8 M x 16-Bit) CMOS 3.0 Volt-only, Page Mode Simultaneous Read/Write Flash Memory with Enhanced VersatileIO
AM29DL640G AMD-AM29DL640G Datasheet
1Mb / 52P
   64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com