Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

CY7C1618KV18 Datenblatt(PDF) 9 Page - Cypress Semiconductor

Teilenummer CY7C1618KV18
Bauteilbeschribung  144-Mbit DDR II SRAM Two-Word Burst Architecture
Download  32 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CY7C1618KV18 Datenblatt(HTML) 9 Page - Cypress Semiconductor

Back Button CY7C1618KV18 Datasheet HTML 5Page - Cypress Semiconductor CY7C1618KV18 Datasheet HTML 6Page - Cypress Semiconductor CY7C1618KV18 Datasheet HTML 7Page - Cypress Semiconductor CY7C1618KV18 Datasheet HTML 8Page - Cypress Semiconductor CY7C1618KV18 Datasheet HTML 9Page - Cypress Semiconductor CY7C1618KV18 Datasheet HTML 10Page - Cypress Semiconductor CY7C1618KV18 Datasheet HTML 11Page - Cypress Semiconductor CY7C1618KV18 Datasheet HTML 12Page - Cypress Semiconductor CY7C1618KV18 Datasheet HTML 13Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 32 page
background image
Document Number: 001-44274 Rev. *N
Page 9 of 32
CY7C1618KV18/CY7C1620KV18
Truth Table
The truth table for the CY7C1618KV18, and CY7C1620KV18 follow: [2, 3, 4, 5, 6, 7]
Operation
K
LD
R/W
DQ
DQ
Write cycle:
Load address; wait one cycle;
input write data on consecutive K and K rising edges.
L–H
L
L
D(A1) at K(t + 1)
 D(A2) at K(t + 1) 
Read cycle:
Load address; wait one and a half cycle;
read data on consecutive C and C rising edges.
L–H
L
H
Q(A1) at C(t + 1)
 Q(A2) at C(t + 2) 
NOP: No operation
L–H
H
X
High Z
High Z
Standby: Clock stopped
Stopped
X
X
Previous state
Previous state
Burst Address Table
(CY7C1618KV18, CY7C1620KV18)
First Address (External)
Second Address (Internal)
X..X0
X..X1
X..X1
X..X0
Notes
2. X = “Don’t Care,” H = Logic HIGH, L = Logic LOW,
represents rising edge.
3. Device powers up deselected with the outputs in a tristate condition.
4. On CY7C1618KV18 and CY7C1620KV18, “A1” represents address location latched by the devices when transaction was initiated and “A2” represents the addresses
sequence in the burst.
5. “t” represents the cycle at which a read/write operation is started. t + 1 and t + 2 are the first and second clock cycles succeeding the “t” clock cycle.
6. Data inputs are registered at K and K rising edges. Data outputs are delivered on C and C rising edges, except when in single clock mode.
7. Ensure that when clock is stopped K = K and C = C = high. This is not essential, but permits most rapid restart by overcoming transmission line charging symmetrically.


Ähnliche Teilenummer - CY7C1618KV18

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Cypress Semiconductor
CY7C1618KV18-300BZXC CYPRESS-CY7C1618KV18-300BZXC Datasheet
1Mb / 32P
   144-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1618KV18-333BZXC CYPRESS-CY7C1618KV18-333BZXC Datasheet
1Mb / 32P
   144-Mbit DDR II SRAM Two-Word Burst Architecture
More results

Ähnliche Beschreibung - CY7C1618KV18

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Cypress Semiconductor
CY7C161KV18 CYPRESS-CY7C161KV18 Datasheet
1Mb / 32P
   144-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1623KV18 CYPRESS-CY7C1623KV18 Datasheet
773Kb / 28P
   144-Mbit DDR-II SIO SRAM Two-Word Burst Architecture
CY7C1625KV18 CYPRESS-CY7C1625KV18 Datasheet
894Kb / 33P
   144-Mbit QDR짰 II SRAM Two-Word Burst Architecture
CY7C1518AV18 CYPRESS-CY7C1518AV18_11 Datasheet
1Mb / 29P
   72-Mbit DDR-II SRAM Two-Word Burst Architecture
CY7C1418KV18 CYPRESS-CY7C1418KV18_12 Datasheet
1Mb / 31P
   36-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1316KV18 CYPRESS-CY7C1316KV18 Datasheet
1,019Kb / 32P
   18-Mbit DDR II SRAM Two-Word Burst Architecture
CY7C1648KV18 CYPRESS-CY7C1648KV18_12 Datasheet
857Kb / 30P
   144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1668KV18 CYPRESS-CY7C1668KV18 Datasheet
771Kb / 30P
   144-Mbit DDR II SRAM Two-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1648KV18 CYPRESS-CY7C1648KV18 Datasheet
783Kb / 29P
   144-Mbit DDR II SRAM Two-Word Burst Architecture (2.0 Cycle Read Latency)
CY7C1523KV18 CYPRESS-CY7C1523KV18_13 Datasheet
792Kb / 28P
   72-Mbit DDR II SIO SRAM Two-Word Burst Architecture
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com