Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

ADF4217 Datenblatt(PDF) 11 Page - Analog Devices

Teilenummer ADF4217
Bauteilbeschribung  Dual RF PLL Frequency Synthesizers
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADF4217 Datenblatt(HTML) 11 Page - Analog Devices

Back Button ADF4217 Datasheet HTML 7Page - Analog Devices ADF4217 Datasheet HTML 8Page - Analog Devices ADF4217 Datasheet HTML 9Page - Analog Devices ADF4217 Datasheet HTML 10Page - Analog Devices ADF4217 Datasheet HTML 11Page - Analog Devices ADF4217 Datasheet HTML 12Page - Analog Devices ADF4217 Datasheet HTML 13Page - Analog Devices ADF4217 Datasheet HTML 14Page - Analog Devices ADF4217 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
REV. 0
ADF4216/ADF4217/ADF4218
–11–
MUXOUT AND LOCK DETECT
The output multiplexer on the ADF4216 family allows the
user to access various internal points on the chip. The state of
MUXOUT is controlled by P3, P4, P11 and P12. See Tables
III and V. Figure 6 shows the MUXOUT section in block dia-
gram form.
CONTROL
MUXOUT
MUX
IF ANALOG LOCK DETECT
IF R COUNTER OUTPUT
IF N COUNTER OUTPUT
IF/RF ANALOG LOCK DETECT
RF R COUNTER OUTPUT
RF N COUNTER OUTPUT
RF ANALOG LOCK DETECT
DGND
DVDO
Figure 6. MUXOUT Circuit
Lock Detect
MUXOUT can be programmed for analog lock detect. The N-
channel open-drain analog lock detect should be operated with
an external pull-up resistor of 10 k
Ω nominal. When lock has
been detected it is high with narrow low-going pulses.
INPUT SHIFT REGISTER
The functional block diagram for the ADF4216 family is shown
on Page 1. The main blocks include a 22-bit input shift register,
a 14-bit R counter and an 17-bit N counter, comprising a 6-bit
A counter and an 11-bit B counter. Data is clocked into the 22-
bit shift register on each rising edge of CLK. The data is clocked in
MSB first. Data is transferred from the shift register to one of
four latches on the rising edge of LE. The destination latch is
determined by the state of the two control bits (C2, C1) in the
shift register. These are the two LSBs DB1, DB0 as shown in
the timing diagram of Figure 1. The truth table for these bits is
shown in Table I.
Table I. C2, C1 Truth Table
Control Bits
C2
C1
Data Latch
0
0
IF R Counter
0
1
IF AB Counter (and Prescaler Select)
1
0
RF R Counter
1
1
RF AB Counter (and Prescaler Select)
PROGRAM MODES
Table III and Table V show how to set up the Program Modes
in the ADF4216 family. The following should be noted:
1. IF and RF Analog Lock Detect indicate when the PLL is in
lock. When the loop is locked and either IF or RF Analog
Lock Detect is selected, the MUXOUT pin will show a logic
high with narrow low-going pulses. When the IF/RF Analog
Lock Detect is chosen, the locked condition is indicated only
when both IF and RF loops are locked.
2. The IF Counter Reset mode resets the R and N counters in
the IF section and also puts the IF charge pump into three-
state. The RF Counter Reset mode resets the R and N counters
in the RF section and also puts the RF charge pump into
three-state. The IF and RF Counter Reset mode does both
of the above.
Upon removal of the reset bits, the N counter resumes counting
in close alignment with the R counter (maximum error is one
prescaler output cycle).
3. The Fastlock mode uses MUXOUT to switch a second loop
filter damping resistor to ground during Fastlock operation.
Activation of Fastlock occurs whenever RF CP Gain in the
RF Reference counter is set to one.
POWER-DOWN
It is possible to program the ADF4216 family for either synchro-
nous or asynchronous power-down on either the IF or RF side.
Synchronous IF Power-Down
Programming a “1” to P7 of the ADF4216 family will initiate a
power-down. If P2 of the ADF4216 family has been set to “0”
(normal operation), a synchronous power-down is conducted.
The device will automatically put the charge pump into three-
State and then complete the power-down.
Asynchronous IF Power-Down
If P2 of the ADF4216 family has been set to “1” (three-state the
IF charge pump), and P7 is subsequently set to “1,” then an
asynchronous power-down is conducted. The device will go into
power-down on the rising edge of LE, which latches the “1” to
the IF power-down bit (P7).
Synchronous RF Power-Down
Programming a “1” to P16 of the ADF4216 family will initiate a
power-down. If P10 of the ADF4216 family has been set to “0”
(normal operation), a synchronous power-down is conducted. The
device will automatically put the charge pump into three-state
and then complete the power-down.
Asynchronous RF Power-Down
If P10 of the ADF4216 families has been set to “1” (three-state
the RF charge pump), and P16 is subsequently set to “1,” an
asynchronous power-down is conducted. The device will go into
power-down on the rising edge of LE, which latches the “1” to
the RF power-down bit (P16).
Activation of either synchronous or asynchronous power-down
forces the IF/RF loop’s R and N dividers to their load state
conditions and the IF/RF input section is debiased to a high
impedance state.
The REFIN oscillator circuit is only disabled if both the IF and
RF power-downs are set.
The input register and latches remain active and are capable of
loading and latching data during all the power-down modes.
The IF/RF section of the devices will return to normal powered
up operation immediately upon LE latching a “0” to the appro-
priate power-down bit.


Ähnliche Teilenummer - ADF4217

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
ADF4217 AD-ADF4217 Datasheet
247Kb / 20P
   Dual RF PLL Frequency Synthesizers
REV. 0
ADF4217L AD-ADF4217L Datasheet
273Kb / 24P
   Dual Low Power Frequency Synthesizers
REV. C
ADF4217L AD-ADF4217L_15 Datasheet
290Kb / 24P
   Dual Low Power Frequency Synthesizers
REV. C
ADF4217 AD-ADF4217_15 Datasheet
247Kb / 20P
   Dual RF PLL Frequency Synthesizers
REV. 0
More results

Ähnliche Beschreibung - ADF4217

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
ADF4207 AD-ADF4207_15 Datasheet
226Kb / 20P
   Dual RF PLL Frequency Synthesizers
REV. 0
ADF4217 AD-ADF4217_15 Datasheet
247Kb / 20P
   Dual RF PLL Frequency Synthesizers
REV. 0
ADF4206 AD-ADF4206 Datasheet
206Kb / 20P
   Dual RF PLL Frequency Synthesizers
REV. 0
ADF4213 AD-ADF4213_15 Datasheet
252Kb / 20P
   Dual RF/IF PLL Frequency Synthesizers
REV. A
ADF4212 AD-ADF4212_15 Datasheet
252Kb / 20P
   Dual RF/IF PLL Frequency Synthesizers
REV. A
ADF4111 AD-ADF4111_15 Datasheet
428Kb / 28P
   RF PLL Frequency Synthesizers
Rev. F
ADF4116 AD-ADF4116_15 Datasheet
486Kb / 28P
   RF PLL Frequency Synthesizers
REV. D
ADF4110 AD-ADF4110 Datasheet
263Kb / 24P
   RF PLL Frequency Synthesizers
REV. 0
ADF4116 AD-ADF4116 Datasheet
226Kb / 20P
   RF PLL Frequency Synthesizers
REV. 0
ADF4110 AD-ADF4110_13 Datasheet
428Kb / 28P
   RF PLL Frequency Synthesizers
Rev. F
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com