Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

CDCM1802RGTT Datenblatt(PDF) 1 Page - Texas Instruments

Click here to check the latest version.
Teilenummer CDCM1802RGTT
Bauteilbeschribung  CLOCK BUFFER WITH PROGRAMMABLE DIVIDER, LVPECL I/O ADDITIONAL LVCMOS OUTPUT
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

CDCM1802RGTT Datenblatt(HTML) 1 Page - Texas Instruments

  CDCM1802RGTT Datasheet HTML 1Page - Texas Instruments CDCM1802RGTT Datasheet HTML 2Page - Texas Instruments CDCM1802RGTT Datasheet HTML 3Page - Texas Instruments CDCM1802RGTT Datasheet HTML 4Page - Texas Instruments CDCM1802RGTT Datasheet HTML 5Page - Texas Instruments CDCM1802RGTT Datasheet HTML 6Page - Texas Instruments CDCM1802RGTT Datasheet HTML 7Page - Texas Instruments CDCM1802RGTT Datasheet HTML 8Page - Texas Instruments CDCM1802RGTT Datasheet HTML 9Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 22 page
background image
CDCM1802
CLOCK BUFFER WITH PROGRAMMABLE DIVIDER,
LVPECL I/O + ADDITIONAL LVCMOS OUTPUT
SCAS759 − APRIL 2004
1
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
D Distributes One Differential Clock Input to
One LVPECL Differential Clock Output and
One LVCMOS Single-Ended Output
D Programmable Output Divider for Both
LVPECL and LVCMOS Outputs
D 1.6-ns Output Skew Between LVCMOS and
LVPECL Transitions Minimizing Noise
D 3.3-V Power Supply (2.5-V Functional)
D Signaling Rate Up to 800-MHz LVPECL and
200-MHz LVCMOS
D Differential Input Stage for Wide
Common-Mode Range Also Provides VBB
Bias Voltage Output for Single-Ended Input
Signals
D Receiver Input Threshold ±75 mV
D 16-Pin QFN Package (3 mm x 3 mm)
description
The CDCM1802 clock driver distributes one pair of differential clock input to one LVPECL differential clock
output pair Y0 and Y0 and one single-ended LVCMOS output Y1. It is specifically designed for driving 50-Ω
transmission lines. The LVCMOS output is delayed by 1.6 ns over the PECL output stage to minimize noise
impact during signal transitions.
The CDCM1802 has two control pins, S0 and S1, to select different output mode settings. The S[1:0] pins are
3-level inputs. Additionally, an enable pin EN is provided to disable or enable all outputs simultaneously. The
CDCM1802 is characterized for operation from −40°C to 85°C.
For single-ended driver applications, the CDCM1802 provides a VBB output pin that can be directly connected
to the unused input as a common-mode voltage reference.
Copyright  2004, Texas Instruments Incorporated
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
QFN PACKAGE
(TOP VIEW)
1
2
3
4
9
10
11
12
VBB
Y0
IN
IN
Y0
VDD0
VDD0
VDDPECL


Ähnliche Teilenummer - CDCM1802RGTT

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
CDCM1802RGTT TI1-CDCM1802RGTT Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
CDCM1802RGTTG4 TI1-CDCM1802RGTTG4 Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
More results

Ähnliche Beschreibung - CDCM1802RGTT

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
CDCM1802 TI1-CDCM1802_15 Datasheet
1Mb / 30P
[Old version datasheet]   CDCM1802 Clock Buffer With Programmable Divider, LVPECL I/O Additional LVCMOS Output
CDCM1804 TI-CDCM1804 Datasheet
589Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCM1804 TI1-CDCM1804_17 Datasheet
623Kb / 27P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER ADDITIONAL LVCMOS OUTPUT AND PROGRAMMABLE DIVIDER
CDCP1803 TI-CDCP1803 Datasheet
308Kb / 19P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
CDCP1803-EP TI1-CDCP1803-EP Datasheet
595Kb / 24P
[Old version datasheet]   1:3 LVPECL CLOCK BUFFER WITH PROGRAMMABLE DIVIDER
logo
Micrel Semiconductor
SY89874U MICREL-SY89874U Datasheet
180Kb / 10P
   2.5GHz ANY DIFF. IN-TO-LVPECL PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER WITH INTERNAL TERMINATION
SY89874U MICREL-SY89874U_07 Datasheet
111Kb / 10P
   2.5GHz ANY DIFF. IN-TO-LVPECL PROGRAMMABLE CLOCK DIVIDER/FANOUT BUFFER WITH INTERNAL TERMINATION
logo
Renesas Technology Corp
ICS87001I-01 RENESAS-ICS87001I-01 Datasheet
579Kb / 15P
   LVCMOS/LVTTL Clock Divider
JANUARY 23, 2013
logo
Integrated Device Techn...
8536I-33 IDT-8536I-33 Datasheet
347Kb / 19P
   LVPECL/LVCMOS Fanout Buffer
8T73S208A-01 IDT-8T73S208A-01_16 Datasheet
438Kb / 24P
   2.5V, 3.3V Differential LVPECL Clock Divider and Buffer
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com