Datenblatt-Suchmaschine für elektronische Bauteile |
|
MC100ES6056EJR2 Datenblatt(PDF) 1 Page - Freescale Semiconductor, Inc |
|
MC100ES6056EJR2 Datenblatt(HTML) 1 Page - Freescale Semiconductor, Inc |
1 / 8 page MC100ES6056 Rev 4, 06/2005 Freescale Semiconductor Technical Data © Freescale Semiconductor, Inc., 2005. All rights reserved. 2.5 V/3.3 V ECL/PECL/LVDS Dual Differential 2:1 Multiplexer The MC100ES6056 is a dual, fully differential 2:1 multiplexer. The differential data path makes the device ideal for multiplexing low skew clock or other skew sensitive signals. Multiple VBB pins are provided. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 µF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The device features both individual and common select inputs to address both data path and random logic applications. The 100ES Series contains temperature compensation. Features • 360 ps Typical Propagation Delays • Maximum Frequency > 3 GHz Typical • PECL Mode Operating Range: VCC = 2.375 V to 3.8 V with VEE = 0 V • ECL Mode Operating Range: VCC = 0 V with VEE = –2.375 V to –3.8 V • Open Input Default State • Separate and Common Select • Q Output Will Default LOW with Inputs Open or at VEE •VBB Outputs • LVDS Input Compatible • 20-Lead Pb-Free Package Available MC100ES6056 ORDERING INFORMATION Device Package MC100ES6056DT TSSOP-20 MC100ES6056DTR2 TSSOP-20 MC100ES6056EJ TSSOP-20 (Pb-Free) MC100ES6056EJR2 TSSOP-20 (Pb-Free) DT SUFFIX 20-LEAD TSSOP PACKAGE CASE 948E-03 EJ SUFFIX 20-LEAD TSSOP PACKAGE Pb-FREE PACKAGE CASE 948E-03 Warning: All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation. 4 3 56 789 10 2 1 17 18 16 15 14 13 12 11 19 20 10 1 0 VCC Q0 Q0 SEL0 COM_SEL SEL1 VCC Q1 Q1 VEE D0a D0a VBB0 D0b D0b D1a D1a VBB1 D1b D1b Figure 1. 20-Lead Pinout (Top View) and Logic Diagram |
Ähnliche Teilenummer - MC100ES6056EJR2 |
|
Ähnliche Beschreibung - MC100ES6056EJR2 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |