Datenblatt-Suchmaschine für elektronische Bauteile |
|
MC33975 Datenblatt(PDF) 9 Page - Freescale Semiconductor, Inc |
|
MC33975 Datenblatt(HTML) 9 Page - Freescale Semiconductor, Inc |
9 / 32 page Analog Integrated Circuit Device Data Freescale Semiconductor 9 33975 DYNAMIC ELECTRICAL CHARACTERISTICS DYNAMIC ELECTRICAL CHARACTERISTICS Table 5. Dynamic Electrical Characteristics Characteristics noted under conditions of 3.0 V ≤ VDD ≤ 5.5 V, 8.0 V ≤ VPWR ≤ 28 V, -40°C ≤ TC ≤ 125°C unless otherwise noted. Where applicable, typical values reflect the parameter’s approximate average value with VPWR = 13 V, TA = 25°C. Characteristic Symbol Min Typ Max Unit SWITCH INPUT Pulse Wetting Current Time tpulse(on) 15 16 22 ms Interrupt Delay Time Normal Mode tint-dly – 5.0 16 µs Sleep Mode Switch Scan Time tscan 100 200 300 µs Calibrated Scan Timer Accuracy Sleep Mode tscan timer – – 10 % Calibrated Interrupt Timer Accuracy Sleep Mode tint timer – – 10 % DIGITAL INTERFACE TIMING (12) Required Low State Duration on VPWR for Reset (13) VPWR ≤ 0.2 V tRESET – – 10 µs Falling Edge of CS to Rising Edge of SCLK Required Setup Time tlead 100 – – ns Falling Edge of SCLK to Rising Edge of CS Required Setup Time tlag 50 – – ns SI to Falling Edge of SCLK Required Setup Time tSI(su) 16 – – ns Falling Edge of SCLK to SI Required Hold Time tSI(hold) 20 – – ns SI, CS, SCLK Signal Rise Time (14) tr(SI) – 5.0 – ns SI, CS, SCLK Signal Fall Time (14) tf(SI) – 5.0 – ns Time from Falling Edge of CS to SO Low Impedance (15) tSO(en) – – 55 ns Time from Rising Edge of CS to SO High Impedance (16) tSO(dis) – – 55 ns Time from Rising Edge of SCLK to SO Data Valid (17) tvalid – 25 55 ns Notes 12. These parameters are guaranteed by design. Production test equipment uses 4.16 MHz, 5.0 V SPI interface. 13. This parameter is guaranteed by design but not production tested. 14. Rise and Fall time of incoming SI, CS, and SCLK signals suggested for design consideration to prevent the occurrence of double pulsing. 15. Time required for valid output status data to be available on SO terminal. 16. Time required for output states data to be terminated at SO terminal. 17. Time required to obtain valid data out from SO following the rise of SCLK with 200 pF load. |
Ähnliche Teilenummer - MC33975 |
|
Ähnliche Beschreibung - MC33975 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |