Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

74ALS109AN Datenblatt(PDF) 3 Page - NXP Semiconductors

Teilenummer 74ALS109AN
Bauteilbeschribung  Dual J-K positive edge-triggered flip-flop with set and reset
Download  9 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74ALS109AN Datenblatt(HTML) 3 Page - NXP Semiconductors

  74ALS109AN Datasheet HTML 1Page - NXP Semiconductors 74ALS109AN Datasheet HTML 2Page - NXP Semiconductors 74ALS109AN Datasheet HTML 3Page - NXP Semiconductors 74ALS109AN Datasheet HTML 4Page - NXP Semiconductors 74ALS109AN Datasheet HTML 5Page - NXP Semiconductors 74ALS109AN Datasheet HTML 6Page - NXP Semiconductors 74ALS109AN Datasheet HTML 7Page - NXP Semiconductors 74ALS109AN Datasheet HTML 8Page - NXP Semiconductors 74ALS109AN Datasheet HTML 9Page - NXP Semiconductors  
Zoom Inzoom in Zoom Outzoom out
 3 / 9 page
background image
Philips Semiconductors
Product specification
74ALS109A
Dual J-K positive edge triggered flip-flop
with set and reset
1991 Feb 08
3
LOGIC DIAGRAM
VCC = Pin 16
GND = Pin 8
4, 12
SC00042
SD
RD
5, 11
1, 15
CP
J
K
2, 14
3, 13
6, 10
7, 9
Q
Q
FUNCTION TABLE
INPUTS
OUTPUTS
OPERATING
SD
RD
CP
J
K
Q
Q
MODE
L
H
X
X
X
H
L
Asynchronous set
H
L
X
X
X
L
H
Asynchronous reset
L
L
X
X
X
H*
H*
Undetermined*
H
H
h
l
q
q
Toggle
H
H
l
l
L
H
Load “0”
H
H
h
h
H
L
Load “1”
H
H
l
h
q
q
Hold “no change”
H
H
L
l
h
q
q
Hold “no change”
H = High voltage level
h
= High state must be present one setup time prior to
Low-to-High clock transition
L
= Low voltage level
l
= Low state must be present one setup time prior to
Low-to-High clock transition
q
= Lower case indicate the state of the referenced output prior to
the Low-to-High clock transition
X = Don’t care
↑ = Low-to-High clock transition
*
= The output levels in this configuration are not guaranteed to
meet the minimum levels for VOH if the set and reset are near
VIN maximum. Furthermore, this configuration is nonstable;
that is, it will not remain when either set or reset returns to its
inactive (High) level.
ABSOLUTE MAXIMUM RATINGS
(Operation beyond the limit set forth in this table may impair the useful life of the device.
Unless otherwise noted these limits are over the operating free-air temperature range.)
SYMBOL
PARAMETER
RATING
UNIT
VCC
Supply voltage
–0.5 to +7.0
V
VIN
Input voltage
–0.5 to +7.0
V
IIN
Input current
–30 to +5
mA
VOUT
Voltage applied to output in high output state
–0.5 to VCC
V
IOUT
Current applied to output in Low output state
16
mA
Tamb
Operating free-air temperature range
0 to +70
°C
Tstg
Storage temperature range
–65 to +150
°C
RECOMMENDED OPERATING CONDITIONS
SYMBOL
PARAMETER
LIMITS
UNIT
SYMBOL
PARAMETER
MIN
NOM
MAX
UNIT
VCC
Supply voltage
4.5
5.0
5.5
V
VIH
High-level input voltage
2.0
V
VIL
Low-level input voltage
0.8
V
IIk
Input clamp current
–18
mA
IOH
High-level output current
–0.4
mA
IOL
Low-level output current
8
mA
Tamb
Operating free-air temperature range
0
+70
°C


Ähnliche Teilenummer - 74ALS109AN

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
List of Unclassifed Man...
74ALS1005 ETC1-74ALS1005 Datasheet
182Kb / 2P
   Hex Inverting Drivers with Open Collector Outputs
logo
NXP Semiconductors
74ALS10A PHILIPS-74ALS10A Datasheet
86Kb / 7P
   Triple 3-Input NAND gate
1991 Feb 08
74ALS10AD PHILIPS-74ALS10AD Datasheet
86Kb / 7P
   Triple 3-Input NAND gate
1991 Feb 08
74ALS10AN PHILIPS-74ALS10AN Datasheet
86Kb / 7P
   Triple 3-Input NAND gate
1991 Feb 08
More results

Ähnliche Beschreibung - 74ALS109AN

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Mitsubishi Electric Sem...
M74LS76AP MITSUBISHI-M74LS76AP Datasheet
231Kb / 4P
   DUAL J-K NEGATIVE EDGE-TRIGGERED FLIP FLOP WITH SET AND RESET
logo
Texas Instruments
CD54HC109 TI-CD54HC109 Datasheet
279Kb / 12P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD54HC109 TI-CD54HC109_07 Datasheet
347Kb / 16P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD74HC109 TI-CD74HC109 Datasheet
58Kb / 8P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
CD54HC109 TI-CD54HC109_08 Datasheet
454Kb / 15P
[Old version datasheet]   Dual J-K Flip-Flop with Set and Reset Positive-Edge Trigger
logo
Integral Corp.
IN74ACT112 INTEGRAL-IN74ACT112 Datasheet
202Kb / 5P
   DUAL J-K FLIP-FLOP WITH SET AND RESET
logo
Intersil Corporation
CD54AC109 INTERSIL-CD54AC109 Datasheet
10Kb / 1P
   Dual J-K Flip-Flop with Set and Reset
CD54AC112 INTERSIL-CD54AC112 Datasheet
10Kb / 1P
   Dual “J-K” Flip-Flop with Set and Reset
June 1997
logo
Integral Corp.
IN74HCT109 INTEGRAL-IN74HCT109 Datasheet
144Kb / 5P
   DUAL J-K FLIP-FLOP WITH SET AND RESET
logo
Texas Instruments
CD54AC109 TI-CD54AC109 Datasheet
228Kb / 8P
[Old version datasheet]   Dual j-k Flip-Flop with Set and Reset
More results


Html Pages

1 2 3 4 5 6 7 8 9


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com