SL11R
Document #: 38-08006 Rev. **
Page 5 of 85
Table of Contents (continued)
7.9 Addressing Modes ....................................................................................................................... 59
7.10 Register Addressing .................................................................................................................. 59
7.11 Immediate Addressing .............................................................................................................. 59
7.12 Direct Addressing ...................................................................................................................... 59
7.13 Indirect Addressing ................................................................................................................... 59
7.14 Indirect Addressing with Auto Increment ............................................................................... 60
7.15 Indirect Addressing with Offset ............................................................................................... 60
7.16 Stack Pointer (R15) Special Handling ...................................................................................... 60
7.17 Dual Operand Instructions ........................................................................................................ 60
7.18 Program Control Instructions ................................................................................................... 62
7.19 Single Operand Operation Instructions ................................................................................... 63
7.20 Miscellaneous Instructions ....................................................................................................... 65
7.21 Built-in Macros ........................................................................................................................... 65
7.22 SL11R Processor Instruction Set Summary ........................................................................... 66
8.0 SL11R - ELECTRICAL SPECIFICATION ..................................................................................... 67
8.1 Absolute Maximum Ratings ........................................................................................................ 67
8.2 Recommended Operating Conditions ....................................................................................... 67
8.3 Crystal Requirements (XTAL1, XTAL2) ..................................................................................... 68
8.4 External Clock Input Characteristics (XTAL1) .......................................................................... 68
8.5 SL11R DC Characteristics .......................................................................................................... 68
8.6 SL11R USB Transceiver Characteristics ................................................................................... 69
8.7 SL11R Reset Timing .................................................................................................................... 69
8.8 SL11R Clock Timing Specifications ........................................................................................... 69
8.9 8/16-bit DMA & DVC 8-bit DMA Mode: SDATA Port I/O Read Cycle (Non-DMA) .................... 70
8.10 8/16-bit DMA & DVC 8-bit DMA Mode: SDATA Port I/O Write Cycle (Non-DMA) .................. 71
8.11 8/16-bit DMA & DVC 8-bit DMA Mode: SDATA, DMA Read Cycle ........................................ 72
8.12 8/16-bit DMA & DVC 8-bit DMA Mode: SDATA, DMA Write Cycle ......................................... 72
8.13 SL11R Signals Name convention ............................................................................................. 72
8.14 SL11R DRAM Timing ................................................................................................................. 73
8.15 SL11R DRAM Read Cycle ........................................................................................................ 74
8.16 SL11R DRAM Write Cycle ........................................................................................................ 75
8.17 SL11R CAS-Before-RAS Refresh Cycle ................................................................................... 76
8.18 SL11R DRAM Page Mode Read Cycle ..................................................................................... 77
8.19 DRAM Page Mode Write Cycle ................................................................................................. 78
8.20 SL11R SRAM Read Cycle .......................................................................................................... 79
8.21 SL11R SRAM Write Cycle ......................................................................................................... 80
8.22 2-Wire Serial Interface EEPROM Timing .................................................................................. 81
8.23 Fast EPP Data/Address Read Cycle .........................................................................................82
8.24 Fast EPP Data/Address Write Cycle ........................................................................................82
9.0 PACKAGE INFORMATION .......................................................................................................... 83
9.1 Drawings and Dimensions .......................................................................................................... 83
9.2 Package Markings ....................................................................................................................... 84
9.3 Thermal Specifications ............................................................................................................... 84
10.0 REVISION HISTORY ................................................................................................................... 85
German ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
