Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

74F173 Datenblatt(PDF) 2 Page - NXP Semiconductors

Teilenummer 74F173
Bauteilbeschribung  Quad D-type flip-flop 3-State
Download  10 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  PHILIPS [NXP Semiconductors]
Direct Link  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

74F173 Datenblatt(HTML) 2 Page - NXP Semiconductors

  74F173 Datasheet HTML 1Page - NXP Semiconductors 74F173 Datasheet HTML 2Page - NXP Semiconductors 74F173 Datasheet HTML 3Page - NXP Semiconductors 74F173 Datasheet HTML 4Page - NXP Semiconductors 74F173 Datasheet HTML 5Page - NXP Semiconductors 74F173 Datasheet HTML 6Page - NXP Semiconductors 74F173 Datasheet HTML 7Page - NXP Semiconductors 74F173 Datasheet HTML 8Page - NXP Semiconductors 74F173 Datasheet HTML 9Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 10 page
background image
Philips Semiconductors
Product specification
74F173
Quad D-type flip–flop (3-State)
2
August 31, 1990
853–1160 00286
FEATURES
Edge–triggered D–type register
Gated clock enable for hold ”do nothing” mode
3–state output buffers
Gated output enable control
Speed upgrade of N8T10 and current sink upgrade
Controlled output edges to minimize ground bounces
48mA sinking capability
DESCRIPTION
The 74F173 is a high speed 4–bit parallel load register with
clock enable control, 3–state buffered outputs, and master
reset (MR). When the two clock enable (E0 and E1) inputs
are low, the data on the D inputs is loaded into the register
simultaneously with low–to–high clock (CP) transition. When
one or both enable inputs are high one setup time before the
low–to–high clock transition, the register retains the previous
data.
Data inputs and clock enable inputs are fully edge–triggered
and must be stable only one setup time before the
low–to–high clock transition.
The master reset (MR) is an active–high asynchronous
input. When the MR is high, all four flip–flops are reset
(cleared) independently of any other input condition.
The 3–state output buffers are controlled by a 2–input NOR
gate. When both output enable (OE0 and OE1) inputs are
low, the data in the register is presented at the Q output.
When one or both OE inputs are high, the outputs are forced
to a high impedance ”off” state.
The 3–state output buffers are completely independent of
the register operation; the OE transition does not affect the
clock and reset operations.
TYPE
TYPICAL fmax
TYPICAL SUPPLY CURRENT (TOTAL)
74F173
125MHz
23mA
ORDERING INFORMATION
ORDER CODE
DESCRIPTION
COMMERCIAL RANGE
VCC = 5V ±10%, Tamb = 0°C to +70°C
PKG DWG #
16–pin plastic DIP
N74F173N
SOT38-4
16–pin plastic SO
N74F173D
SOT109-1
INPUT AND OUTPUT LOADING AND FAN OUT TABLE
PINS
DESCRIPTION
74F (U.L.) HIGH/
LOW
LOAD VALUE
HIGH/LOW
D0 – D3
Data inputs
1.0/1.0
20
µA/0.6mA
CP
Clock input
1.0/1.0
20
µA/0.6mA
E0, E1
Clock enable inputs
1.0/1.0
20
µA/0.6mA
MR
Master reset input
1.0/1.0
20
µA/0.6mA
OE0, OE1
Output enable inputs
1.0/1.0
20
µA/0.6mA
Q0 – Q3
Data outputs
750/80
15mA/48mA
Note to input and output loading and fan out table
1. One (1.0) FAST unit load is defined as: 20
µA in the high state and 0.6mA in the low state.


Ähnliche Teilenummer - 74F173

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
National Semiconductor ...
74F174 NSC-74F174 Datasheet
166Kb / 8P
   Hex D Flip-Flop with Master Reset
logo
NXP Semiconductors
74F174 PHILIPS-74F174 Datasheet
75Kb / 8P
   Hex D flip-flops
1988 Oct 07
logo
Fairchild Semiconductor
74F174 FAIRCHILD-74F174 Datasheet
57Kb / 6P
   Hex D-Type Flip-Flop with Master Reset
74F174 FAIRCHILD-74F174 Datasheet
79Kb / 7P
   Hex D-Type Flip-Flop with Master Reset
logo
National Semiconductor ...
74F174PC NSC-74F174PC Datasheet
166Kb / 8P
   Hex D Flip-Flop with Master Reset
More results

Ähnliche Beschreibung - 74F173

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
NXP Semiconductors
74HC173 PHILIPS-74HC173 Datasheet
69Kb / 10P
   Quad D-type flip-flop; positive-edge trigger; 3-state
December 1990
74HC173D PHILIPS-74HC173D Datasheet
46Kb / 3P
   Quad D-type flip-flop; positive-edge trigger; 3-state
logo
Nexperia B.V. All right...
74HCT173 NEXPERIA-74HCT173 Datasheet
275Kb / 17P
   Quad D-type flip-flop; positive-edge trigger; 3-state
Rev. 4 - 25 January 2021
logo
ON Semiconductor
MM74HC374 ONSEMI-MM74HC374 Datasheet
209Kb / 10P
   3-STATE Octal D-Type Flip-Flop
Revised May 2005
logo
Integral Corp.
IN74VHCT374 INTEGRAL-IN74VHCT374 Datasheet
309Kb / 8P
   Octal D-type flip-flop (3-state)
logo
KODENSHI_AUK CORP.
KK74VHCT374 KODENSHI-KK74VHCT374 Datasheet
324Kb / 8P
   Octal D-type flip-flop (3-state)
logo
IK Semicon Co., Ltd
IN74VHCT374 IKSEMICON-IN74VHCT374 Datasheet
312Kb / 8P
   Octal D-type flip-flop (3-state)
logo
Texas Instruments
CD74AC574M TI-CD74AC574M Datasheet
1Mb / 17P
[Old version datasheet]   Octal D-Type Flip-Flop, 3-State
logo
Fairchild Semiconductor
MM74HC374 FAIRCHILD-MM74HC374_05 Datasheet
102Kb / 8P
   3-STATE Octal D-Type Flip-Flop
logo
NXP Semiconductors
74ABT574A PHILIPS-74ABT574A Datasheet
50Kb / 11P
   Octal D-type flip-flop 3-State
1995 May 22
More results


Html Pages

1 2 3 4 5 6 7 8 9 10


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com