Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

WV3HG64M64EEU403D4IMG Datenblatt(PDF) 6 Page - White Electronic Designs Corporation

Teilenummer WV3HG64M64EEU403D4IMG
Bauteilbeschribung  512MB - 64Mx64 DDR2 SDRAM UNBUFFERED, SO-DIMM
Download  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  WEDC [White Electronic Designs Corporation]
Direct Link  http://www.whiteedc.com
Logo WEDC - White Electronic Designs Corporation

WV3HG64M64EEU403D4IMG Datenblatt(HTML) 6 Page - White Electronic Designs Corporation

Back Button WV3HG64M64EEU403D4IMG Datasheet HTML 2Page - White Electronic Designs Corporation WV3HG64M64EEU403D4IMG Datasheet HTML 3Page - White Electronic Designs Corporation WV3HG64M64EEU403D4IMG Datasheet HTML 4Page - White Electronic Designs Corporation WV3HG64M64EEU403D4IMG Datasheet HTML 5Page - White Electronic Designs Corporation WV3HG64M64EEU403D4IMG Datasheet HTML 6Page - White Electronic Designs Corporation WV3HG64M64EEU403D4IMG Datasheet HTML 7Page - White Electronic Designs Corporation WV3HG64M64EEU403D4IMG Datasheet HTML 8Page - White Electronic Designs Corporation WV3HG64M64EEU403D4IMG Datasheet HTML 9Page - White Electronic Designs Corporation WV3HG64M64EEU403D4IMG Datasheet HTML 10Page - White Electronic Designs Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 11 page
background image
WV3HG64M64EEU-D4
May 2006
Rev. 2
ADVANCED
6
White Electronic Designs Corporation • (602) 437-1520 • www.wedc.com
White Electronic Designs
ICC SPECIFICATION
Symbol
Proposed Conditions
665
534
403
Units
ICC0*
Operating one bank active-precharge;
tCK = tCK(ICC), tRC = tRC(ICC), tRAS = tRAS min(ICC); CKE is HIGH, CS# is HIGH between valid commands;
Address bus inputs are SWITCHING; Data bus inputs are SWITCHING
680
640
640
mA
ICC1*
Operating one bank active-read-precharge;
IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRC = tRC (ICC), tRAS = tRAS min(ICC); CKE is
HIGH, CS# is HIGH between valid commands; Address businputs are SWITCHING; Data pattern is
same as ICC4W
800
760
720
mA
ICC2P**
Precharge power-down current;
All banks idle; tCK = tCK(ICC); CKE is LOW; Other control and address bus inputs are STABLE; Data bus
inputs are FLOATING
64
64
64
mA
ICC2Q**
Precharge quiet standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputsare
STABLE; Data bus inputs are FLOATING
280
240
240
mA
ICC2N**
Precharge standby current;
All banks idle; tCK = tCK(ICC); CKE is HIGH, CS# is HIGH; Other control and address bus inputs are
STABLE; Data bus inputs are SWITCHING
320
280
280
mA
ICC3P**
Active power-down current;
All banks open; tCK = tCK(ICC); CKE is LOW; Other control and
address bus inputs are STABLE; Data bus inputs are FLOATING
Fast PDN Exit MRS(12) = 0
240
280
240
mA
Slow PDN Exit MRS(12) = 1
96
96
96
mA
ICC3N**
Active standby current;
All banks open; tCK = tCK(ICC), tRC = tRC(ICC, tRAS = tRAS min(ICC); CKE is HIGH, CS# is HIGH between
valid commands; Other control and address bus inputs are SWITCHING; Data bus inputs are
SWITCHING
440
400
400
mA
ICC4W*
Operating burst write current;
All banks open, Continuous burst writes; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS = tRASmax(ICC),
tRP = tRP(ICC); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs are
SWITCHING; Data bus inputs are SWITCHING
1120
960
880
mA
ICC4R*
Operating burst read current;
All banks open, Continuous burst reads, IOUT = 0mA; BL = 4, CL = CL(ICC), AL = 0; tCK = tCK(ICC), tRAS =
tRASmax(ICC), tRP = tRP(IDD); CKE is HIGH, CS# is HIGH between valid commands; Address bus inputs
are SWITCHING; Data pattern is same as ICC4W
1160
1000
880
mA
ICC5**
Burst auto refresh current;
tCK = tCK(ICC); Refresh command at every tRFC(ICC) interval; CKE is HIGH, CS# is HIGH between valid
commands; Other control and address bus inputs are SWITCHING; Data bus inputs are SWITCHING
1200
1120
1120
mA
ICC6**
Self refresh current;
CK and CK# at 0V; CKE 0.2V; Other control and address bus inputs
vre FLOATING; Data bus inputs are FLOATING
Normal
64
64
64
mA
ICC7*
Operating bank interleave read current;
All bank interleaVINg reads, IOUT = 0mA; BL = 4, CL = CL(IDD), AL = tRCD(ICC)-1*tCK(ICC); tCK = tCK(ICC),
tRC = tRC(ICC), tRRD = tRRD(ICC), tRCD = 1*tCK(ICC); CKE is HIGH, CS# is HIGH between valid commands;
Address bus inputs are STABLE during DESELECTs; Data bus inputs are SWITCHING.
1760
1760
1760
mA
ICC specification is based on SAMSUNG components. Other DRAM manufactures specification may be different.
Note:
*: Value calculated as one module rank in this operating condition, and all other module ranks in IDD2P (CKE LOW) mode.
**: Value calculated reflects all module ranks in this operating condition.


Ähnliche Teilenummer - WV3HG64M64EEU403D4IMG

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
White Electronic Design...
WV3HG64M64EEU403D6GG WEDC-WV3HG64M64EEU403D6GG Datasheet
185Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED
WV3HG64M64EEU403D6MG WEDC-WV3HG64M64EEU403D6MG Datasheet
185Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED
WV3HG64M64EEU403D6SG WEDC-WV3HG64M64EEU403D6SG Datasheet
185Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED
More results

Ähnliche Beschreibung - WV3HG64M64EEU403D4IMG

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
White Electronic Design...
WV3EG64M64ETSU-D4 WEDC-WV3EG64M64ETSU-D4 Datasheet
177Kb / 12P
   512MB - 64Mx64 DDR SDRAM, UNBUFFERED, SO-DIMM
WV3HG64M64EEU-D6 WEDC-WV3HG64M64EEU-D6 Datasheet
185Kb / 11P
   512MB - 64Mx64 DDR2 SDRAM UNBUFFERED
logo
Elpida Memory
EBE51UD8AGWA ELPIDA-EBE51UD8AGWA Datasheet
245Kb / 25P
   512MB Unbuffered DDR2 SDRAM DIMM
EBE52EC8AAFA ELPIDA-EBE52EC8AAFA Datasheet
207Kb / 22P
   512MB Unbuffered DDR2 SDRAM DIMM
EBE51ED8AGWA ELPIDA-EBE51ED8AGWA Datasheet
209Kb / 25P
   512MB Unbuffered DDR2 SDRAM DIMM
EBE51ED8AJWA ELPIDA-EBE51ED8AJWA Datasheet
237Kb / 29P
   512MB Unbuffered DDR2 SDRAM DIMM
EBE52UC8AAFA ELPIDA-EBE52UC8AAFA Datasheet
207Kb / 22P
   512MB Unbuffered DDR2 SDRAM DIMM
EBE51UD8AJWA ELPIDA-EBE51UD8AJWA Datasheet
244Kb / 29P
   512MB Unbuffered DDR2 SDRAM DIMM
EBE52UD6AJUA ELPIDA-EBE52UD6AJUA Datasheet
301Kb / 28P
   512MB DDR2 SDRAM SO-DIMM
logo
List of Unclassifed Man...
SEN06464H2CF1SA-30[EIW]R ETC2-SEN06464H2CF1SA-30[EIW]R Datasheet
420Kb / 14P
   512MB DDR2 ??SDRAM SO-DIMM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com