Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AM85C30-16PC Datenblatt(PDF) 7 Page - Advanced Micro Devices

Teilenummer AM85C30-16PC
Bauteilbeschribung  Enhanced Serial Communications Controller
Download  68 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AMD [Advanced Micro Devices]
Direct Link  http://www.amd.com
Logo AMD - Advanced Micro Devices

AM85C30-16PC Datenblatt(HTML) 7 Page - Advanced Micro Devices

Back Button AM85C30-16PC Datasheet HTML 3Page - Advanced Micro Devices AM85C30-16PC Datasheet HTML 4Page - Advanced Micro Devices AM85C30-16PC Datasheet HTML 5Page - Advanced Micro Devices AM85C30-16PC Datasheet HTML 6Page - Advanced Micro Devices AM85C30-16PC Datasheet HTML 7Page - Advanced Micro Devices AM85C30-16PC Datasheet HTML 8Page - Advanced Micro Devices AM85C30-16PC Datasheet HTML 9Page - Advanced Micro Devices AM85C30-16PC Datasheet HTML 10Page - Advanced Micro Devices AM85C30-16PC Datasheet HTML 11Page - Advanced Micro Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 7 / 68 page
background image
AMD
7
Am85C30
PIN DESCRIPTION
Bus Timing and Reset
RD
Read (Input; Active Low)
This signal indicates a Read operation and, when the
SCC is selected, enables the SCC’s bus drivers. During
the Interrupt Acknowledge cycle, this signal gates the
interrupt vector onto the bus if the SCC is the highest pri-
ority device requesting an interrupt.
WR
Write (Input; Active Low)
When the SCC is selected, this signal indicates a Write
operation. The coincidence of
RD and WR is interpreted
as a reset.
Channel Clocks
RTxCA, RTxCB
Receive/Transmit Clocks (Inputs; Active Low)
These pins can be programmed in several different
modes of operation. In each channel,
RTxC may supply
the receive clock, the transmit clock, the clock for the
baud rate generator, or the clock of the digital phase-
locked loop. These pins can also be programmed for
use with the respective
SYNC pins as a crystal oscilla-
tor. The receive clock may be 1, 16, 32, or 64 times the
data rate in asynchronous modes.
TRxCA, TRxCB
Transmit/Receive Clocks
(Inputs/Outputs; Active Low)
These pins can be programmed in several different
modes of operation.
TRxC may supply the receive clock
or the transmit clock in the input mode or supply the out-
put of the digital phase-locked loop, the crystal oscilla-
tor, the baud rate generator, or the transmit clock in the
output mode.
Channel Controls for Modem, DMA,
or Other
CTSA, CTSB
Clear to Send (Inputs; Active Low)
If these pins are programmed as Auto Enables, a Low
on these inputs enables their respective transmitters. If
not programmed as Auto Enables, they may be used as
general-purpose inputs. Both inputs are Schmitt-trigger
buffered to accommodate slow rise-time inputs. The
SCC detects pulses on these inputs and may interrupt
the CPU on both logic level transitions.
DCDA, DCDB
Data Carrier Detect (Inputs; Active Low)
These pins function as receiver enables if they are pro-
grammed as Auto Enables; otherwise, they may be
used as general-purpose input pins. Both are Schmitt-
trigger buffered to accommodate slow rise-time signals.
The SCC detects pulses on these pins and may interrupt
the CPU on both logic level transitions.
DTR/REQA, DTR/REQB
Data Terminal Ready/Request
(Outputs; Active Low)
These outputs follow the inverted state programmed
into the DTR bit in WR5. They can also be used as
general-purpose outputs or as Request Lines for a DMA
controller.
RTSA, RTSB
Request to Send (Outputs; Active Low)
When the Request to Send (RTS) bit in Write Register 5
is set, the
RTS signal goes Low. When the RTS bit is re-
set in the asynchronous mode and Auto Enable is on,
the signal goes High after the transmitter is empty. In
SYNC mode, or in asynchronous mode with Auto En-
able off, the
RTS pins strictly follow the inverted state of
the RTS bit. Both pins can be used as general-purpose
outputs.
In SDLC mode, the AUTO RTS RESET enhancement
described later in this document brings
RTS High after
the last 0 of the closing flag leaves the TxD pin.
SYNCA, SYNCB
Synchronization (Inputs/Outputs; Active Low)
These pins can act either as inputs, outputs, or part of
the crystal oscillator circuit. In the Asynchronous Re-
ceive mode (crystal oscillator option not selected), these
pins are inputs similar to
CTS and DCD. In this mode,
transitions on these lines affect the state of the Sync/
Hunt status bits in Read Register 0 but have no other
function.
In External Synchronization mode with the crystal
oscillator not selected, these lines also act as inputs.
In this mode,
SYNC must be driven Low two receive
clock cycles after the last bit in the SYNC character is
received. Character assembly begins on the rising edge
of the receive clock immediately preceding the activa-
tion of
SYNC.
In the Internal Synchronization mode (Monosync and
Bisync) with the crystal oscillator not selected, these
pins act as outputs and are active only during the part of
the receive clock cycle in which SYNC characters are
recognized. The SYNC condition is not latched, so
these outputs are active each time a SYNC pattern is
recognized (regardless of character boundaries). In
SDLC mode, these pins act as outputs and are valid on
receipt of a flag.


Ähnliche Teilenummer - AM85C30-16PC

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Advanced Micro Devices
AM85C30 AMD-AM85C30 Datasheet
797Kb / 194P
   Serial Communications Controller
More results

Ähnliche Beschreibung - AM85C30-16PC

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Zilog, Inc.
Z8523L08VEG ZILOG-Z8523L08VEG Datasheet
1Mb / 118P
   Enhanced Serial Communications Controller
Z85230 ZILOG-Z85230 Datasheet
1Mb / 120P
   ENHANCED SERIAL COMMUNICATIONS CONTROLLER
Z8523020PSG ZILOG-Z8523020PSG Datasheet
1Mb / 118P
   Enhanced Serial Communications Controller
Z8523020VSG ZILOG-Z8523020VSG Datasheet
1Mb / 118P
   Enhanced Serial Communications Controller
Z8523016VEG ZILOG-Z8523016VEG Datasheet
1Mb / 118P
   Enhanced Serial Communications Controller
logo
Advanced Micro Devices
AM8530H AMD-AM8530H Datasheet
797Kb / 194P
   Serial Communications Controller
logo
Adlink Technology Inc.
CPCI-3534 ADLINK-CPCI-3534 Datasheet
207Kb / 1P
   Serial Communications Controller
CPCI-3544 ADLINK-CPCI-3544 Datasheet
168Kb / 1P
   Serial Communications Controller
logo
Zilog, Inc.
Z08030 ZILOG-Z08030 Datasheet
304Kb / 9P
   Serial Communications Controller
Z16C3510VSG ZILOG-Z16C3510VSG Datasheet
2Mb / 63P
   INTEGRATED SERIAL COMMUNICATIONS CONTROLLER
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com