Datenblatt-Suchmaschine für elektronische Bauteile |
|
AM41DL3224GT85IS Datenblatt(PDF) 9 Page - Advanced Micro Devices |
|
AM41DL3224GT85IS Datenblatt(HTML) 9 Page - Advanced Micro Devices |
9 / 65 page 8 Am41DL32x4G November 12, 2001 P R E L IMINARY PIN DESCRIPTION A17–A0 = 18 Address Inputs (Common) A-1, A20–A18 = 4 Address Inputs (Flash) SA = Highest Order Address Pin (SRAM) Byte mode DQ15–DQ0 = 16 Data Inputs/Outputs (Common) CE#f = Chip Enable (Flash) CE#s = Chip Enable (SRAM) OE# = Output Enable (Common) WE# = Write Enable (Common) RY/BY# = Ready/Busy Output UB#s = Upper Byte Control (SRAM) LB#s = Lower Byte Control (SRAM) CIOf = I/O Configuration (Flash) CIOf = V IH = Word mode (x16), CIOf = V IL = Byte mode (x8) CIOs = I/O Configuration (SRAM) CIOs = V IH = Word mode (x16), CIOs = V IL = Byte mode (x8) RESET# = Hardware Reset Pin, Active Low WP#/ACC = Hardware Write Protect/ Acceleration Pin (Flash) V CCf = Flash 3.0 volt-only single power supply (see Product Selector Guide for speed options and voltage sup- ply tolerances) V CCs = SRAM Power Supply V SS = Device Ground (Common) NC = Pin Not Connected Internally LOGIC SYMBOL 19 16 or 8 DQ15–DQ0 A18–A0 CE#f OE# WE# RESET# UB#s RY/BY# WP#/ACC SA A-1, A20–A18 LB#s CIOf CIOs CE1#s CE2s |
Ähnliche Teilenummer - AM41DL3224GT85IS |
|
Ähnliche Beschreibung - AM41DL3224GT85IS |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |