Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD8317 Datenblatt(PDF) 11 Page - Analog Devices

Teilenummer AD8317
Bauteilbeschribung  1 MHz to 10 GHz, 55 dB Log Detector/Controller
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD8317 Datenblatt(HTML) 11 Page - Analog Devices

Back Button AD8317 Datasheet HTML 7Page - Analog Devices AD8317 Datasheet HTML 8Page - Analog Devices AD8317 Datasheet HTML 9Page - Analog Devices AD8317 Datasheet HTML 10Page - Analog Devices AD8317 Datasheet HTML 11Page - Analog Devices AD8317 Datasheet HTML 12Page - Analog Devices AD8317 Datasheet HTML 13Page - Analog Devices AD8317 Datasheet HTML 14Page - Analog Devices AD8317 Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 20 page
background image
AD8317
Rev. B | Page 11 of 20
USING THE AD8317
BASIC CONNECTIONS
The AD8317 is specified for operation up to 10 GHz; as a result,
low impedance supply pins with adequate isolation between
functions are essential. A power supply voltage of between 3.0 V
and 5.5 V should be applied to VPOS. Power supply decoupling
capacitors of 100 pF and 0.1 μF should be connected close to
this power supply pin.
AD8317
1
2
3
4
8
7
6
5
SIGNAL
INPUT
VOUT
C2
C1
C5
C4
47nF
47nF
100pF
VS (3.0V TO 5.5V)
INHI
INLO
VPOS
TADJ
VOUT
COMM
CLPF
VSET
0.1µF
R2
0
R1
52.3Ω
R4
0Ω
1
1SEE THE TEMPERATURE COMPENSATION OF OUTPUT VOLTAGE SECTION.
2SEE THE OUTPUT FILTERING SECTION.
2
Figure 22. Basic Connections
The paddle of the LFCSP package is internally connected to
COMM. For optimum thermal and electrical performance, the
paddle should be soldered to a low impedance ground plane.
INPUT SIGNAL COUPLING
The RF input (INHI) is single-ended and must be ac-coupled.
INLO (input common) should be ac-coupled to ground.
Suggested coupling capacitors are 47 nF ceramic 0402-style
capacitors for input frequencies of 1 MHz to 10 GHz. The
coupling capacitors should be mounted close to the INHI and
INLO pins. The coupling capacitor values can be increased to
lower the high-pass cutoff frequency of the input stage. The
high-pass corner is set by the input coupling capacitors and the
internal 10 pF high-pass capacitor. The dc voltage on INHI and
INLO is approximately one diode voltage drop below VPOS.
VPOS
2kΩ
A = 9dB
18.7kΩ
18.7kΩ
CURRENT
gm
STAGE
INLO
INHI
OFFSET
COMP
5pF
5pF
FIRST
GAIN
STAGE
Figure 23. Input Interface
While the input can be reactively matched, in general, this is not
necessary. An external 52.3 Ω shunt resistor (connected on the
signal side of the input coupling capacitors, as shown in
Figure 22) combines with the relatively high input impedance to
give an adequate broadband 50 Ω match.
The coupling time constant, 50 × CC/2, forms a high-pass
corner with a 3 dB attenuation at fHP = 1/(2π × 50 × CC ), where
C1 = C2 = CC. Using the typical value of 47 nF, this high-pass
corner is ~68 kHz. In high frequency applications, fHP should be
as large as possible to minimize the coupling of unwanted low
frequency signals. In low frequency applications, a simple RC
network forming a low-pass filter should be added at the input
for similar reasons. This low-pass filter network should generally
be placed at the generator side of the coupling capacitors, thereby
lowering the required capacitance value for a given high-pass
corner frequency.
OUTPUT INTERFACE
The VOUT pin is driven by a PNP output stage. An internal
10 Ω resistor is placed in series with the output and the VOUT
pin. The rise time of the output is limited mainly by the slew
on CLPF. The fall time is an RC-limited slew given by the load
capacitance and the pull-down resistance at VOUT. There is an
internal pull-down resistor of 1.6 kΩ. A resistive load at VOUT
is placed in parallel with the internal pull-down resistor to
provide additional discharge current.
+
0.8V
1200Ω
400Ω
10Ω
VOUT
VPOS
CLPF
COMM
Figure 24. Output Interface
To reduce the fall time, VOUT should be loaded with a resistive
load of <1.6 kΩ. For example, with an external load of 150 Ω,
the AD8317 fall time is <7 ns.
SETPOINT INTERFACE
The VSET input drives the high impedance (40 kΩ) input of an
internal op amp. The VSET voltage appears across the internal
1.5 kΩ resistor to generate ISET. When a portion of VOUT is
applied to VSET, the feedback loop forces
−ID × log10(VIN/VINTERCEPT) = ISET
(2)
If VSET = VOUT/2x, then ISET = VOUT/(2x × 1.5 kΩ).
The result is
VOUT = (−ID × 1.5 kΩ × 2x) × log10(VIN/VINTERCEPT)
1.5kΩ
ISET
COMM
VSET
VSET
COMM
20kΩ
20kΩ
Figure 25. VSET Interface


Ähnliche Teilenummer - AD8317

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD8317 AD-AD8317 Datasheet
1Mb / 20P
   1 MHz to 10 GHz, 50 dB Log Detector/Controller
REV. 0
AD8317 AD-AD8317 Datasheet
756Kb / 19P
   Log Detector/Controller
AD8317-EVAL AD-AD8317-EVAL Datasheet
1Mb / 20P
   1 MHz to 10 GHz, 50 dB Log Detector/Controller
REV. 0
AD8317-EVALZ AD-AD8317-EVALZ Datasheet
756Kb / 19P
   Log Detector/Controller
AD8317ACHIPS AD-AD8317ACHIPS Datasheet
756Kb / 19P
   Log Detector/Controller
More results

Ähnliche Beschreibung - AD8317

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD8317 AD-AD8317 Datasheet
1Mb / 20P
   1 MHz to 10 GHz, 50 dB Log Detector/Controller
REV. 0
AD8319 AD-AD8319_07 Datasheet
1Mb / 20P
   1 MHz to 10 GHz, 40 dB Log Detector/Controller
REV. A
AD8319 AD-AD8319_15 Datasheet
1,004Kb / 20P
   1 MHz to 10 GHz, 45 dB Log Detector/Controller
REV. C
AD8319 AD-AD8319 Datasheet
1Mb / 20P
   1 MHz to 10 GHz, 40 dB Log Detector/Controller
REV. 0
AD8319 AD-AD8319_17 Datasheet
1Mb / 19P
   1 MHz to 10 GHz, 45 dB Log Detector/Controller
ADL5519 AD-ADL5519_17 Datasheet
3Mb / 39P
   1 MHz to 10 GHz, 62 dB Dual Log Detector/Controller
ADL5519 AD-ADL5519 Datasheet
654Kb / 27P
   1 MHz to 10 GHz, 50 dB Dual Log Detector/Controller
Rev. PrB
ADL5519 AD-ADL5519_08 Datasheet
3Mb / 40P
   1 MHz to 10 GHz, 62 dB Dual Log Detector/Controller
REV. 0
AD8318 AD-AD8318_07 Datasheet
1Mb / 24P
   1 MHz to 8 GHz, 70 dB Logarithmic Detector/Controller
REV. B
ADL5513 AD-ADL5513_08 Datasheet
1Mb / 28P
   1 MHz to 4 GHz, 80 dB Logarithmic Detector/Controller
REV. 0
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com