Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

STC4130 Datenblatt(PDF) 10 Page - List of Unclassifed Manufacturers

Teilenummer STC4130
Bauteilbeschribung  Synchronous Clock for SETS
Download  44 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  ETC2 [List of Unclassifed Manufacturers]
Direct Link  
Logo ETC2 - List of Unclassifed Manufacturers

STC4130 Datenblatt(HTML) 10 Page - List of Unclassifed Manufacturers

Back Button STC4130 Datasheet HTML 6Page - List of Unclassifed Manufacturers STC4130 Datasheet HTML 7Page - List of Unclassifed Manufacturers STC4130 Datasheet HTML 8Page - List of Unclassifed Manufacturers STC4130 Datasheet HTML 9Page - List of Unclassifed Manufacturers STC4130 Datasheet HTML 10Page - List of Unclassifed Manufacturers STC4130 Datasheet HTML 11Page - List of Unclassifed Manufacturers STC4130 Datasheet HTML 12Page - List of Unclassifed Manufacturers STC4130 Datasheet HTML 13Page - List of Unclassifed Manufacturers STC4130 Datasheet HTML 14Page - List of Unclassifed Manufacturers Next Button
Zoom Inzoom in Zoom Outzoom out
 10 / 44 page
background image
Data Sheet #: TM084
Page 10 of 44
Rev: P02
Date: 12/5/06
© Copyright 200
6 The Connor-Winfield Corp. All Rights Reserved Specifications subject to change without notice
STC4130
Synchronous Clock for SETS
Data Sheet
Detailed Description
Chip Master Clock Input
The device operates with an external OCXO or
TCXO as its master clock, connected to the MCLK
input, pin 99. This may be at either 10 MHz or 20
MHz, MCLK_FRQ_SEL pin 98 = 0 for 10 MHZ, 1 for
20 MHZ.
The external TCXO or OCXO may be calibrated,
(thus calibrating the freerun output frequency of the
chip) by writing an offset to the Freerun_Cal register,
(0x0e/0f),
from -102.4 to +102.3 ppm, in .1ppm
steps, in two’s complement form. (See Register
Descriptions section for details regarding register
references in this section.)
Reference Input Monitoring and Qualifi-
cation
The STC4130 accepts 12 external reference inputs
at 8kHz, 64kHz, 1.544MHz, 2.048MHz, 19.44MHz,
38.88MHz, or 77.76MHz. Input frequencies are
detected automatically. The autodetected frequency
of any reference may be read by selecting the refer-
ence in the Ref_Selector register (0x15) and then
reading the frequency from bits 4 - 6 of register
Ref_Frq_Offset (0x17).
Each input is monitored and qualified for activity and
frequency offset. Activity monitoring is accomplished
with a leaky bucket accumulation algorithm, as
shown in figure 2. The “leaky bucket” accumulator
has a fill rate window that may be set from 1 to 16
ms, where any hit of signal abnormality (or multiple
hits) during the window increments the bucket count
by one. The leak rate is 1/nth of the fill rate, where n
may be set from 1 to 16, corresponding to a leak rate
window n x the fill rate window size. The leaky bucket
accumulator decrements by one for each leak rate
window that passes with no signal abnormality. Both
windows operate in a consecutive, non-overlapping
manner. The bucket accumulator has alarm assert
and alarm de-assert thresholds that can each be pro-
grammed from 0 to 63.
The fill rate is written to the Fill_Rate register, 0x09,
and the leak rate is written to register Leak_Rate,
0x0a. The bucket size is written to register
Bucket_Size (0x0b). The alarm assert threshold is
written to register Assert_Threshold (0x0c), and the
de-assert
threshold
is
written
to
register
De_Assert_Threshold (0x0d).
Bucket size must be greater than or equal to the
alarm assert threshold value, and the alarm assert
threshold value must be greater than the alarm de-
assert value.
Alarms appear in the Refs_Activity register (0x18/
19). A “1” indicates activity, and a “0” indicates an
alarm, no activity. Note that if a reference is active
and returns at a different autodetected frequency, it
will be become inactive immediately.
Figure 2: Activity Monitor
Reference inputs are also monitored and qualified for
frequency offset.
A PLL qualification range may be programmed up to
+/-102.3
ppm
by
writing
to
register
Qualification_Range (0x12/13), and a disqualifica-
tion range set up to +/-102.3 ppm, by writing to regis-
ter
Disqualification_Range
(0x10/11).
The
qualification range must be set less than the disquali-
fication range. Additionally, a qualification timer may
be programmed from 0 to 63 seconds by writing to
register Qualification_Timer (0x14). The PLL pull-in
range is the same as the disqualification range.
The actual frequency offset (relative to the calibrated
OCXO/TCXO) of any reference may be read by
selecting the reference in the Ref_Selector register
(0x15) and then reading the offset value in bits 7 - 0/
3 - 0 of register Ref_Frq_Offset (0x16/17).
Figure 3 shows the reference qualification scheme. A
reference is qualified if it has no activity alarm and is
within the qualification range for more than the quali-
fication time. An activity alarm or frequency offset
Frequency
Detector
8KHz
64KHz
1.544MHz
2.048MHz
19.44MHz
38.88MHz
77.76MHz
Leaky
Bucket
Accumulator
Bucket size:
0 ~ 63
Leak Rate
1/nth fill rate
n = 1 ~ 16
Fill Rate
1mS ~ 16mS
Pulse
Monitor
Ref
Alarm Assert
Threshold: 0 ~ 63
Alarm De-Assert
Threshold: 0 ~ 63


Ähnliche Teilenummer - STC4130

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Connor-Winfield Corpora...
STC4130 CONNOR-WINFIELD-STC4130 Datasheet
416Kb / 44P
   Synchronous Clock for SETS
STC4130-I CONNOR-WINFIELD-STC4130-I Datasheet
416Kb / 44P
   Synchronous Clock for SETS
More results

Ähnliche Beschreibung - STC4130

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Connor-Winfield Corpora...
STC5423 CONNOR-WINFIELD-STC5423 Datasheet
1Mb / 60P
   Synchronous Clock for SETS
STC4130 CONNOR-WINFIELD-STC4130 Datasheet
416Kb / 44P
   Synchronous Clock for SETS
STC5428 CONNOR-WINFIELD-STC5428 Datasheet
1Mb / 66P
   Synchronous Clock for SETS
STC5230 CONNOR-WINFIELD-STC5230 Datasheet
791Kb / 48P
   Synchronous Clock for SETS
STC5420 CONNOR-WINFIELD-STC5420 Datasheet
2Mb / 70P
   Synchronous Clock for SETS
STC5455 CONNOR-WINFIELD-STC5455 Datasheet
919Kb / 56P
   Synchronous Clock for SETS
logo
List of Unclassifed Man...
734200-1 ETC2-734200-1 Datasheet
51Kb / 1P
   HNADTOL FOR CHANGEABLE DIE SETS
logo
Renesas Technology Corp
8A34046 RENESAS-8A34046 Datasheet
2Mb / 101P
   SETS for SyncE and OTN
February 22, 2022
logo
List of Unclassifed Man...
SCG4501 ETC2-SCG4501 Datasheet
1Mb / 16P
   Synchronous Clock Generators
logo
Connor-Winfield Corpora...
SCG3050 CONNOR-WINFIELD-SCG3050 Datasheet
795Kb / 12P
   Synchronous Clock Generators
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com