Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LM2507SQ Datenblatt(PDF) 9 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
Teilenummer LM2507SQ
Bauteilbeschribung  Low Power Mobile Pixel Link (MPL) Level 0, 16-bit CPU Display interface Serializer and Deserializer
Download  22 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  NSC [National Semiconductor (TI)]
Direct Link  http://www.national.com
Logo NSC - National Semiconductor (TI)

LM2507SQ Datenblatt(HTML) 9 Page - National Semiconductor (TI)

Back Button LM2507SQ Datasheet HTML 5Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 6Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 7Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 8Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 9Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 10Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 11Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 12Page - National Semiconductor (TI) LM2507SQ Datasheet HTML 13Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 22 page
background image
Functional Description (Continued)
READ TRANSACTION
The READ transaction is fixed in length. It consists of four
sections.
In the first section the Master sends a READ Command to
the slave. This command is sent in a single MC cycle (2
edges) and uses a similar format to the 1st cycle of the
WRITE transaction. The MD0 line carries the Start bit (Low)
and the A/D (Address/Data) bit. The MD1 line carries the
R/W* bit (High for reads) and the CS1/2 bit.
The Slave has an optional feature selected by the IDR pin. If
IDR is pulled high, as soon as the READ Command is
detected by the Slave, it issues two reads to the peripheral
device. If IDR is pulled low, the Slave only issues one read.
This feature allows a common behavior from the host side
regardless of whether the MPL link is used. Since the Master
mode device requires a dummy READ (which returns all
zeros) to initiate the remote side read, and then another
READ after the INTR signal is received, the remote side can
be programmed to behave in exactly the same way. Com-
mon driver software can be created that would be transpar-
ent to the use of the MPL link.
In the second section (TA’) the MD lines are turned around,
such that the Master becomes the receiver and Slave be-
comes the transmitter. The Slave must drive the MD lines
High by the 14th clock edge. It may then idle the line at the
Logic High state or drive the line Low (Start bit) to indicate
that read data transmission is starting. This ensures that the
MD lines are a stable High state and that the High-to-Low
transition of the "Start" bit is seen by the Master.
Figure 9 illustrates a READ_Command and TA’ with IDR
(Insert Dummy Read) = L. If the IDR = H, then the Bus
undetermined state is longer (10 additional MC cycles) to
allow for the dummy read cycle on the Slave output to occur.
The third section is consists of the transfer of the read data
from the Slave to the Master. Note that the READ_Data
operates on single-edge clocking (Rising Edge ONLY).
Therefore the back channel data signaling rate is 12 of the
forward channel (Master-to-Slave direction). When the Slave
is ready to transmit data back to the Master it drives the MD
lines Low to indicate start of read data, followed by 8 MC
cycles of the actual read data payload.
The fourth and final section (TA") occurs after the read data
has been transferred from the Slave to the Master. In the
fourth section the MD lines are again turned around, such
that the Master becomes the transmitter and the Slave be-
comes the receiver. The Slave drives the MD lines High for 1
bit and then turns off. The MD lines are off momentarily to
avoid driver contention. The Master then drives the MD line
High for 1 bit time and then idles the bus until the next
transaction is sent.
The Master watches the MD line for the READ Start Bit.
When this transition (High to Low) is detected it then selects
the proper strobe to clock in the data with maximum margin.
20186007
FIGURE 8. 16-bit CPU WRITE Transaction
20186008
FIGURE 9. READ_Command and TA’
www.national.com
9


Ähnliche Teilenummer - LM2507SQ

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
STMicroelectronics
LM250 STMICROELECTRONICS-LM250 Datasheet
103Kb / 7P
   THREE-TERMINAL 3 A ADJUSTABLE VOLTAGE REGULATORS
March 1993
logo
National Semiconductor ...
LM25005 NSC-LM25005 Datasheet
760Kb / 21P
   42V, 2.5A STEP-DOWN SWITCHING REGULATOR
LM25005 NSC-LM25005 Datasheet
414Kb / 22P
   42V, 2.5A Step-Down Switching Regulator
logo
Texas Instruments
LM25005 TI-LM25005 Datasheet
949Kb / 28P
[Old version datasheet]   LM25005 42V, 2.5A Step-Down Switching Regulator
logo
National Semiconductor ...
LM25005MH NSC-LM25005MH Datasheet
760Kb / 21P
   42V, 2.5A STEP-DOWN SWITCHING REGULATOR
More results

Ähnliche Beschreibung - LM2507SQ

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
National Semiconductor ...
LM2502 NSC-LM2502 Datasheet
1Mb / 27P
   Mobile Pixel Link (MPL) Display Interface Serializer and Deserializer
LM2506 NSC-LM2506 Datasheet
851Kb / 19P
   Low Power Mobile Pixel Link (MPL) Level 0, 18-bit RGB Display Interface Serializer and Deserializer
LM2501 NSC-LM2501 Datasheet
302Kb / 14P
   Mobile Pixel Link (MPL) Camera Interface Serializer and Deserializer
logo
Texas Instruments
LM2502 TI1-LM2502 Datasheet
1Mb / 31P
[Old version datasheet]   Mobile Pixel Link Display Interface Serializer and Deserializer
LM4308 TI1-LM4308 Datasheet
989Kb / 28P
[Old version datasheet]   LM4308 Mobile Pixel Link Two (MPL-2) 18-bit CPU Display Interface Master/Slave
LM2512A TI1-LM2512A_15 Datasheet
1Mb / 28P
[Old version datasheet]   Mobile Pixel Link RGB Display Interface Serializer
LM4308GR_NOPB TI1-LM4308GR_NOPB Datasheet
1Mb / 33P
[Old version datasheet]   LM4308 Mobile Pixel Link Two (MPL-2) ??18-bit CPU Display Interface Master/Slave
logo
National Semiconductor ...
LM2512A NSC-LM2512A Datasheet
448Kb / 22P
   Mobile Pixel Link (MPL-1), 24-Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
LM2512 NSC-LM2512 Datasheet
903Kb / 22P
   Mobile Pixel Link Level 0, 24-Bit RGB Display Interface Serializer with Dithering and Look Up Table Option
logo
Texas Instruments
LM2512ASN TI-LM2512ASN Datasheet
1Mb / 28P
[Old version datasheet]   LM2512A Mobile Pixel Link (MPL-1), 24 Bit RGB Display Interface Serializer with Optional Dithering and Look Up Table
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com