Datenblatt-Suchmaschine für elektronische Bauteile
Selected language     German  ▼

Delete All
ON OFF
ALLDATASHEETDE.COM

X  

Preview PDF Download HTML

74LVX74 Datenblatt(PDF) 1 Page - STMicroelectronics

Teile-Nr. 74LVX74
Beschreibung  LOW VOLTAGE CMOS DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR (5V TOLERANT INPUTS)
Download  13 Pages
Scroll/Zoom Zoom In 100% Zoom Out
Hersteller  STMICROELECTRONICS [STMicroelectronics]
Homepage  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

74LVX74 Datenblatt(HTML) 1 Page - STMicroelectronics

  74LVX74 Datenblatt HTML 1Page - STMicroelectronics 74LVX74 Datenblatt HTML 2Page - STMicroelectronics 74LVX74 Datenblatt HTML 3Page - STMicroelectronics 74LVX74 Datenblatt HTML 4Page - STMicroelectronics 74LVX74 Datenblatt HTML 5Page - STMicroelectronics 74LVX74 Datenblatt HTML 6Page - STMicroelectronics 74LVX74 Datenblatt HTML 7Page - STMicroelectronics 74LVX74 Datenblatt HTML 8Page - STMicroelectronics 74LVX74 Datenblatt HTML 9Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 1 / 13 page
background image
1/13
August 2004
s
HIGH SPEED:
fMAX = 145MHz (TYP.) at VCC = 3.3V
s
5V TOLERANT INPUTS
s
INPUT VOLTAGE LEVEL:
VIL=0.8V, VIH=2V AT VCC=3V
s
LOW POWER DISSIPATION:
ICC = 2 µA (MAX.) at TA=25°C
s
LOW NOISE:
VOLP = 0.3V (TYP.) at VCC = 3.3V
s
SYMMETRICAL OUTPUT IMPEDANCE:
|IOH| = IOL = 4mA (MIN)
s
BALANCED PROPAGATION DELAYS:
tPLH tPHL
s
OPERATING VOLTAGE RANGE:
VCC(OPR) = 2V to 3.6V (1.2V Data Retention)
s
PIN AND FUNCTION COMPATIBLE WITH
74 SERIES 74
s
IMPROVED LATCH-UP IMMUNITY
s
POWER DOWN PROTECTION ON INPUTS
DESCRIPTION
The 74LVX74 is a low voltage CMOS DUAL
D-TYPE FLIP-FLOP WITH PRESET AND CLEAR
NON INVERTING fabricated with sub-micron
silicon gate and double-layer metal wiring C2MOS
technology. It is ideal for low power, battery
operated and low noise 3.3V applications.
A signal on the D INPUT is transferred to the Q
OUTPUT during the positive going transition of the
clock pulse. CLR and PR are independent of the
clock and accomplished by a low setting on the
appropriate input.
Power down protection is provided on all inputs
and 0 to 7V can be accepted on inputs with no
regard to the supply voltage.
This device can be used to interface 5V to 3V
system. It combines high speed performance with
the true CMOS low power consumption. All inputs
and outputs are equipped with protection circuits
against static discharge, giving them 2KV ESD
immunity and transient excess voltage.
74LVX74
LOW VOLTAGE CMOS DUAL D-TYPE FLIP FLOP
WITH PRESET AND CLEAR (5V TOLERANT INPUTS)
Figure 1: Pin Connection And IEC Logic Symbols
Table 1: Order Codes
PACKAGE
T & R
SOP
74LVX74MTR
TSSOP
74LVX74TTR
TSSOP
SOP
Rev. 3


Html Pages

1  2  3  4  5  6  7  8  9  10  11  12  13 


Datasheet Download

Go To PDF Page


Link URL




Privacy Policy
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ]  

Über ALLDATASHEET   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Lesezeichen hinzufügen   |   Linktausch   |   Hersteller
All Rights Reserved© Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn