Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LAXP2-5E-5TN114E Datenblatt(PDF) 4 Page - Lattice Semiconductor

Teilenummer LAXP2-5E-5TN114E
Bauteilbeschribung  LA-LatticeXP2 Family Data Sheet
Download  83 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LAXP2-5E-5TN114E Datenblatt(HTML) 4 Page - Lattice Semiconductor

  LAXP2-5E-5TN114E Datasheet HTML 1Page - Lattice Semiconductor LAXP2-5E-5TN114E Datasheet HTML 2Page - Lattice Semiconductor LAXP2-5E-5TN114E Datasheet HTML 3Page - Lattice Semiconductor LAXP2-5E-5TN114E Datasheet HTML 4Page - Lattice Semiconductor LAXP2-5E-5TN114E Datasheet HTML 5Page - Lattice Semiconductor LAXP2-5E-5TN114E Datasheet HTML 6Page - Lattice Semiconductor LAXP2-5E-5TN114E Datasheet HTML 7Page - Lattice Semiconductor LAXP2-5E-5TN114E Datasheet HTML 8Page - Lattice Semiconductor LAXP2-5E-5TN114E Datasheet HTML 9Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 83 page
background image
www.latticesemi.com
2-1
DS1024 Architecture_01.1
August 2008
Data Sheet DS1024
© 2008 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
Architecture Overview
Each LA-LatticeXP2 device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Inter-
spersed between the rows of logic blocks are rows of sysMEM™ Embedded Block RAM (EBR) and a row of sys-
DSP™ Digital Signal Processing blocks as shown in Figure 2-1.
On the left and right sides of the Programmable Functional Unit (PFU) array, there are Non-volatile Memory Blocks.
In configuration mode the nonvolatile memory is programmed via the IEEE 1149.1 TAP port or the sysCONFIG™
peripheral port. On power up, the configuration data is transferred from the Non-volatile Memory Blocks to the con-
figuration SRAM. With this technology, expensive external configuration memory is not required, and designs are
secured from unauthorized read-back. This transfer of data from non-volatile memory to configuration SRAM via
wide busses happens in microseconds, providing an “instant-on” capability that allows easy interfacing in many
applications. LA-LatticeXP2 devices can also transfer data from the sysMEM EBR blocks to the Non-volatile Mem-
ory Blocks at user request.
There are two kinds of logic blocks, the PFU and the PFU without RAM (PFF). The PFU contains the building
blocks for logic, arithmetic, RAM and ROM functions. The PFF block contains building blocks for logic, arithmetic
and ROM functions. Both PFU and PFF blocks are optimized for flexibility allowing complex designs to be imple-
mented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. Only one type of block is used
per row.
LA-LatticeXP2 devices contain one or more rows of sysMEM EBR blocks. sysMEM EBRs are large dedicated
18Kbit memory blocks. Each sysMEM block can be configured in a variety of depths and widths of RAM or ROM. In
addition, LA-LatticeXP2 devices contain up to two rows of DSP Blocks. Each DSP block has multipliers and adder/
accumulators, which are the building blocks for complex signal processing capabilities.
Each PIC block encompasses two PIOs (PIO pairs) with their respective sysIO buffers. The sysIO buffers of the LA-
LatticeXP2 devices are arranged into eight banks, allowing the implementation of a wide variety of I/O standards. In
addition, a separate I/O bank is provided for programming interfaces. PIO pairs on the left and right edges of the
device can be configured as LVDS transmit/receive pairs. The PIC logic also includes pre-engineered support to
aid in the implementation of high speed source synchronous standards such as 7:1 LVDS interfaces, found in many
display applications, and memory interfaces including DDR and DDR2.
Other blocks provided include PLLs and configuration functions. The LA-LatticeXP2 architecture provides up to four
General Purpose PLLs (GPLL) per device. The GPLL blocks are located in the corners of the device.
The configuration block that supports features such as configuration bit-stream de-encryption, transparent updates
and dual boot support is located between banks two and three. Every device in the LA-LatticeXP2 family supports
a sysCONFIG port, muxed with bank seven I/Os, which supports serial device configuration. A JTAG port is pro-
vided between banks two and three.
This family also provides an on-chip oscillator and Soft Error Detect (SED) capability. LA-LatticeXP2 devices use
1.2V as their core voltage.
LA-LatticeXP2 Family Data Sheet
Architecture


Ähnliche Teilenummer - LAXP2-5E-5TN114E

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
LEM
LAX-100-NP LEM-LAX-100-NP Datasheet
431Kb / 12P
   Current Transducer LAX SERIES
LAX100-NP LEM-LAX100-NP Datasheet
273Kb / 12P
   Current Transducer LAX SERIES
logo
List of Unclassifed Man...
LAXC021T0B-Q1 ETC2-LAXC021T0B-Q1 Datasheet
33Kb / 1P
   IC for LCD TV
logo
Taiyo Yuden (U.S.A.), I...
LAXHG5050XAT3R3NMR TAIYO-YUDEN-LAXHG5050XAT3R3NMR Datasheet
407Kb / 3P
   Wire-wound Ferrite Power Inductors LAXH series for Automotive Powertrain and Safety
LAXHG5050XKT151MMR TAIYO-YUDEN-LAXHG5050XKT151MMR Datasheet
405Kb / 3P
   Wire-wound Ferrite Power Inductors LAXH series for Automotive Powertrain and Safety
More results

Ähnliche Beschreibung - LAXP2-5E-5TN114E

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Lattice Semiconductor
XP2 LATTICE-XP2 Datasheet
1Mb / 92P
   LatticeXP2 Family Data Sheet
LA-MACHXO LATTICE-LA-MACHXO Datasheet
875Kb / 77P
   LA-MachXO Automotive Family Data Sheet
LFXP2-8E-5QN208I LATTICE-LFXP2-8E-5QN208I Datasheet
4Mb / 102P
   LatticeXP2 Family
July 2021
MACHXO LATTICE-MACHXO Datasheet
942Kb / 95P
   MachXO Family Data Sheet
logo
Microchip Technology
PIC24FJ192GA110-I MICROCHIP-PIC24FJ192GA110-I Datasheet
2Mb / 330P
   PIC24FJ256GA110 Family Data Sheet
08/04/10
logo
Lattice Semiconductor
LCMXO2-7000HC-6TG144C LATTICE-LCMXO2-7000HC-6TG144C Datasheet
5Mb / 122P
   MachXO2 Family Data Sheet
2010-2022
DS1035 LATTICE-DS1035 Datasheet
7Mb / 106P
   MachXO2??Family Data Sheet
logo
Freescale Semiconductor...
MC68711E20CFNE2 FREESCALE-MC68711E20CFNE2 Datasheet
1Mb / 242P
   M68HC11E Family Data Sheet
logo
Cree, Inc
XLAMPMCE CREE-XLAMPMCE Datasheet
1Mb / 14P
   Product family data sheet
logo
Microchip Technology
PIC18F66K22-I MICROCHIP-PIC18F66K22-I Datasheet
4Mb / 550P
   PIC18F87K22 Family Data Sheet
05/02/11
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com