Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

LC4064ZE5TN48I Datenblatt(PDF) 6 Page - Lattice Semiconductor

Teilenummer LC4064ZE5TN48I
Bauteilbeschribung  1.8V In-System Programmable Ultra Low Power PLDs
Download  54 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  LATTICE [Lattice Semiconductor]
Direct Link  http://www.latticesemi.com
Logo LATTICE - Lattice Semiconductor

LC4064ZE5TN48I Datenblatt(HTML) 6 Page - Lattice Semiconductor

Back Button LC4064ZE5TN48I Datasheet HTML 2Page - Lattice Semiconductor LC4064ZE5TN48I Datasheet HTML 3Page - Lattice Semiconductor LC4064ZE5TN48I Datasheet HTML 4Page - Lattice Semiconductor LC4064ZE5TN48I Datasheet HTML 5Page - Lattice Semiconductor LC4064ZE5TN48I Datasheet HTML 6Page - Lattice Semiconductor LC4064ZE5TN48I Datasheet HTML 7Page - Lattice Semiconductor LC4064ZE5TN48I Datasheet HTML 8Page - Lattice Semiconductor LC4064ZE5TN48I Datasheet HTML 9Page - Lattice Semiconductor LC4064ZE5TN48I Datasheet HTML 10Page - Lattice Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 54 page
background image
Lattice Semiconductor
ispMACH 4000ZE Family Data Sheet
6
Table 4. Product Term Expansion Capability
Every time the super cluster allocator is used, there is an incremental delay of tEXP. When the super cluster alloca-
tor is used, all destinations other than the one being steered to, are given the value of ground (i.e., if the super clus-
ter is steered to M (n+4), then M (n) is ground).
Macrocell
The 16 macrocells in the GLB are driven by the 16 outputs from the logic allocator. Each macrocell contains a pro-
grammable XOR gate, a programmable register/latch, along with routing for the logic and control functions.
Figure 5 shows a graphical representation of the macrocell. The macrocells feed the ORP and GRP. A direct input
from the I/O cell allows designers to use the macrocell to construct high-speed input registers. A programmable
delay in this path allows designers to choose between the fastest possible set-up time and zero hold time.
Figure 5. Macrocell
Enhanced Clock Multiplexer
The clock input to the flip-flop can select any of the four block clocks along with the shared PT clock, and true and
complement forms of the optional individual term clock. An 8:1 multiplexer structure is used to select the clock. The
eight sources for the clock multiplexer are as follows:
• Block CLK0
• Block CLK1
Expansion
Chains
Macrocells Associated with Expansion Chain
(with Wrap Around)
Max PT/
Macrocell
Chain-0
M0
→ M4 → M8 → M12 → M0
75
Chain-1
M1
→ M5 → M9 → M13 → M1
80
Chain-2
M2
→ M6 → M10 → M14 → M2
75
Chain-3
M3
→ M7 → M11 → M15 → M3
70
Single PT
Block CLK0
Block CLK1
Block CLK2
Block CLK3
PT Clock (optional)
Shared PT Clock
CE
D/T/L
Q
RP
Shared PT Initialization
PT Initialization/CE (optional)
PT Initialization (optional)
From Logic Allocator
Power-up
Initialization
To ORP
To GRP
From I/O Cell
Delay


Ähnliche Teilenummer - LC4064ZE5TN48I

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Lattice Semiconductor
LC4064ZC-37M132C LATTICE-LC4064ZC-37M132C Datasheet
451Kb / 99P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-37M132C1 LATTICE-LC4064ZC-37M132C1 Datasheet
851Kb / 91P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4064ZC-37M56C LATTICE-LC4064ZC-37M56C Datasheet
851Kb / 91P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
LC4064ZC-37M56C LATTICE-LC4064ZC-37M56C Datasheet
451Kb / 99P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4064ZC-37MN132C LATTICE-LC4064ZC-37MN132C Datasheet
451Kb / 99P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
More results

Ähnliche Beschreibung - LC4064ZE5TN48I

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Lattice Semiconductor
LA-ISPMACH4000V LATTICE-LA-ISPMACH4000V Datasheet
240Kb / 42P
   3.3V/1.8V In-System Programmable SuperFAST High Density PLDs
ISPMACH4000V LATTICE-ISPMACH4000V Datasheet
451Kb / 99P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4032C LATTICE-LC4032C Datasheet
483Kb / 74P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High Density PLDs
LC4512Z LATTICE-LC4512Z Datasheet
851Kb / 91P
   3.3V/2.5V/1.8V In-System Programmable SuperFAST High density PDLs
ISPXPLD5000MX LATTICE-ISPXPLD5000MX Datasheet
616Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
LC5256MC LATTICE-LC5256MC Datasheet
427Kb / 92P
   3.3V, 2.5V and 1.8V In-System Programmable eXpanded Programmable Logic Device XPLD??Family
logo
Monolithic Power System...
MP8102 MPS-MP8102 Datasheet
636Kb / 9P
   Ultra Low Power 1.8V, 600kHz Op Amp
logo
Xilinx, Inc
DS066 XILINX-DS066 Datasheet
130Kb / 10P
   5V in-system programmable
logo
Monolithic Power System...
MP8101 MPS-MP8101 Datasheet
643Kb / 10P
   Ultra Low Power 1.8V, 400KHz Op Amp
MP8103 MPS-MP8103 Datasheet
635Kb / 9P
   Dual Ultra Low Power 1.8V, 600kHz Op Amp
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com