SN54HCT00, SN74HCT00

QUADRUPLE 2-INPUT POSITIVE-NAND GATES

SCLS062D – NOVEMBER 1988 – REVISED AUGUST 2003

3

POST OFFICE BOX 655303

electrical characteristics over recommended operating free-air temperature range (unless

otherwise noted)

PARAMETER

TEST CONDITIONS

VCC

TA = 25°C

SN54HCT00

SN74HCT00

UNIT

PARAMETER

TEST CONDITIONS

VCC

MIN

TYP

MAX

MIN

MAX

MIN

MAX

UNIT

VOH

VI = VIH or VIL

IOH = –20 µA

4.5 V

4.4

4.499

4.4

4.4

V

VOH

VI = VIH or VIL

IOH = –4 mA

4.5 V

3.98

4.3

3.7

3.84

V

VOL

VI = VIH or VIL

IOL = 20 µA

4.5 V

0.001

0.1

0.1

0.1

V

VOL

VI = VIH or VIL

IOL = 4 mA

4.5 V

0.17

0.26

0.4

0.33

V

II

VI = VCC or 0

5.5 V

±0.1

±100

±1000

±1000

nA

ICC

VI = VCC or 0,

IO = 0

5.5 V

2

40

20

µA

∆ICC†

One input at 0.5 V or 2.4 V,

Other inputs at 0 or VCC

5.5 V

1.4

2.4

3

2.9

mA

Ci

4.5 V

to 5.5 V

3

10

10

10

pF

† This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or VCC.

(unless otherwise noted) (see Figure 1)

PARAMETER

FROM

TO

VCC

TA = 25°C

SN54HCT00

SN74HCT00

UNIT

PARAMETER

FROM

(INPUT)

TO

(OUTPUT)

VCC

MIN

TYP

MAX

MIN

MAX

MIN

MAX

UNIT

tpd

A or B

Y

4.5 V

11

20

30

25

ns

tpd

A or B

Y

5.5 V

10

18

27

22

ns

tt

Y

4.5 V

9

15

22

19

ns

tt

Y

5.5 V

8

14

20

17

ns

PARAMETER

TEST CONDITIONS

TYP

UNIT

Cpd

Power dissipation capacitance per gate

No load

20

pF

PRODUCT PREVIEW information concerns products in the formative or

design phase of development. Characteristic data and other

specifications are design goals. Texas Instruments reserves the right to

change or discontinue these products without notice.