Datenblatt-Suchmaschine für elektronische Bauteile |
|
SN74ALVCH16903DL Datenblatt(PDF) 6 Page - Texas Instruments |
|
|
SN74ALVCH16903DL Datenblatt(HTML) 6 Page - Texas Instruments |
6 / 12 page SN74ALVCH16903 3.3-V 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER AND DUAL 3-STATE OUTPUTS SCES095C – MARCH 1997 – REVISED MAY 1998 6 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265 timing requirements over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted) (see Figures 1 and 4) VCC = 2.5 V ± 0.2 V VCC = 2.7 V VCC = 3.3 V ± 0.3 V UNIT MIN MAX MIN MAX MIN MAX fclock Clock frequency 125 125 125 MHz tw Pulse duration, CLK ↑ 3 3 3 ns 1A–12A before CLK ↑ Register mode 1.7 1.9 1.45 1A–10A before CLK ↑ Buffer mode 5.9 5.2 4.4 APAR before CLK ↑ Register mode 1.2 1.5 1.3 tsu Setup time APAR before CLK ↑ Buffer mode 4.6 3.6 3.1 ns PARI/O before CLK ↑ Both modes 2.4 2 1.7 11A/YERREN before CLK ↑ Buffer mode 2 1.9 1.6 CLKEN before CLK ↑ Register mode 2.5 2.6 2.2 1A–12A after CLK ↑ Register mode 0.4 0.25 0.55 1A–10A after CLK ↑ Buffer mode 0.25 0.25 0.25 APAR after CLK ↑ Register mode 0.7 0.4 0.7 th Hold time APAR after CLK ↑ Buffer mode 0.25 0.25 0.25 ns th Hold time PARI/O after CLK ↑ Register mode 0.25 0.25 0.4 ns PARI/O after CLK ↑ Buffer mode 0.25 0.25 0.5 11A/YERREN after CLK ↑ Buffer mode 0.25 0.25 0.4 CLKEN after CLK ↑ Register mode 0.25 0.5 0.4 switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figures 1 and 4) PARAMETER FROM (INPUT) TO (OUTPUT) VCC = 2.5 V ± 0.2 V VCC = 2.7 V VCC = 3.3 V ± 0.3 V UNIT (INPUT) (OUTPUT) MIN MAX MIN MAX MIN MAX fmax 125 125 125 MHz Buffer mode A Y 1 4.4 4.2 1.1 3.8 tpd Both modes CLK YERR 1 5.7 4.9 1.4 4.4 ns Both modes CLK PARI/O 1.2 8.6 7.9 1.7 6.6 tpd† Both modes CLK PARI/O 1 6.8 5.2 1.3 4.5 ns tpd Both modes MODE Y 1 5.9 5.8 1.3 4.9 ns tPLH Register mode CLK Y 1 6.1 5.5 1.2 4.8 ns tPHL Register mode CLK Y 1 5.9 4.9 1.2 4.6 ns t Both modes OE Y 1.1 6.5 6.4 1.4 5.4 ns ten Both modes PAROE PARI/O 1 5.6 6 1 4.8 ns tdi Both modes OE Y 1 6.4 5.2 1.7 5 ns tdis Both modes PAROE PARI/O 1 3.2 3.8 1.2 3.8 ns tPLH Both modes OE YERR 1 3.6 4.2 1.9 4 ns tPHL Both modes OE YERR 1.2 5.1 4.9 1.5 4.2 ns † See Figures 2 and 5 for the load specification. |
Ähnliche Teilenummer - SN74ALVCH16903DL |
|
Ähnliche Beschreibung - SN74ALVCH16903DL |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |