Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

TL16C550BIN Datenblatt(PDF) 6 Page - Texas Instruments

Teilenummer TL16C550BIN
Bauteilbeschribung  ASYNCHRONOUS COMMUNICATIONS ELEMENT
Download  35 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TL16C550BIN Datenblatt(HTML) 6 Page - Texas Instruments

Back Button TL16C550BIN Datasheet HTML 2Page - Texas Instruments TL16C550BIN Datasheet HTML 3Page - Texas Instruments TL16C550BIN Datasheet HTML 4Page - Texas Instruments TL16C550BIN Datasheet HTML 5Page - Texas Instruments TL16C550BIN Datasheet HTML 6Page - Texas Instruments TL16C550BIN Datasheet HTML 7Page - Texas Instruments TL16C550BIN Datasheet HTML 8Page - Texas Instruments TL16C550BIN Datasheet HTML 9Page - Texas Instruments TL16C550BIN Datasheet HTML 10Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 35 page
background image
TL16C550B, TL16C550BI
ASYNCHRONOUS COMMUNICATIONS ELEMENT
SLLS136B – JANUARY 1994 – REVISED AUGUST 1996
6
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
Terminal Functions (Continued)
TERMINAL
NAME
NO.
N
NO.
FN
NO.
PT
I/O
DESCRIPTION
RD1
RD2
21
22
24
25
19
20
I
Read inputs. When either input is active (low or high respectively) while the ACE is selected, the CPU
is allowed to read status information or data from a selected ACE register. Only one of these inputs is
required for the transfer of data during a read operation; the other input should be tied in its inactive state
(i.e., RD2 tied low or RD1 tied high).
RI
39
43
41
I
Ring indicator. RI is a modem status signal. Its condition can be checked by reading bit 6 (RI) of the
modem status register. Bit 2 (TERI) of the modem status register indicates that the RI input has
transitioned from a low to a high state since the last read from the modem status register. If the modem
status interrupt is enabled when this transition occurs, an interrupt is generated.
RTS
32
36
32
O
Request to send. When active, RTS informs the modem or data set that the ACE is ready to receive
data. RTS is set to its active state by setting the RTS modem control register bit and is set to its inactive
(high) state either as a result of a master reset or during loop mode operations or by clearing bit 1 (RTS)
of the MCR.
RXRDY
29
32
29
O
Receiver ready output. Receiver direct memory access (DMA) signalling is available with this terminal.
When operating in the FIFO mode, one of two types of DMA signalling can be selected using the FIFO
control register bit 3 (FCR3). When operating in the TL16C450 mode, only DMA mode 0 is allowed.
Mode 0 supports single-transfer DMA in which a transfer is made between CPU bus cycles. Mode 1
supports multitransfer DMA in which multiple transfers are made continuously until the receiver FIFO
has been emptied. In DMA mode 0 (FCR0 = 0 or FCR0 = 1, FCR3 = 0), when there is at least one
character in the receiver FIFO or receiver holding register, RXRDY is active low. When RXRDY has
been active but there are no characters in the FIFO or holding register, RXRDY goes inactive (high).
In DMA mode 1 (FCR0 = 1, FCR3 = 1), when the trigger level or the timeout has been reached, RXRDY
goes active (low); when it has been active but there are no more characters in the FIFO or holding
register, it goes inactive (high).
SIN
10
11
7
I
Serial data input. Input from a connected communications device
SOUT
11
13
8
O
Composite serial data output. Output to a connected communication device. SOUT is set to the marking
(set) state as a result of master reset.
TXRDY
24
27
23
O
Transmitter ready output. Transmitter DMA signalling is available with this terminal. When operating in
the FIFO mode, one of two types of DMA signalling can be selected using FCR3. When operating in
the TL16C450 mode, only DMA mode 0 is allowed. Mode 0 supports single-transfer DMA in which a
transfer is made between CPU bus cycles. Mode 1 supports multitransfer DMA in which multiple
transfers are made continuously until the transmit FIFO has been filled.
VCC
40
44
42
5-V supply voltage
VSS
20
22
18
Supply common
WR1
WR2
18
19
20
21
16
17
I
Write inputs. When either input is active (high or low respectively) and while the ACE is selected, the
CPU is allowed to write control words or data into a selected ACE register. Only one of these inputs is
required to transfer data during a write operation; the other input should be tied in its inactive state (i.e.,
WR2 tied low or WR1 tied high).
XIN
XOUT
16
17
18
19
14
15
I/O
External clock. XIN and XOUT connect the ACE to the main timing reference (clock or crystal).


Ähnliche Teilenummer - TL16C550BIN

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
TL16C550B TI-TL16C550B Datasheet
554Kb / 39P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH AUTOFLOW CONTROL
More results

Ähnliche Beschreibung - TL16C550BIN

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Texas Instruments
TL16C450 TI-TL16C450 Datasheet
350Kb / 25P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554 TI-TL16C554 Datasheet
478Kb / 33P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554A TI-TL16C554A Datasheet
605Kb / 10P
[Old version datasheet]   ASYNCHRONOUS-COMMUNICATIONS ELEMENT
TL16C550A TI-TL16C550A Datasheet
434Kb / 31P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C554A TI1-TL16C554A_13 Datasheet
1Mb / 46P
[Old version datasheet]   ASYNCHRONOUS-COMMUNICATIONS ELEMENT
TL16C554FNR TI-TL16C554FNR Datasheet
589Kb / 35P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C450 TI1-TL16C450_09 Datasheet
395Kb / 27P
[Old version datasheet]   ASYNCHRONOUS COMMUNICATIONS ELEMENT
TL16C552AFNR TI-TL16C552AFNR Datasheet
473Kb / 38P
[Old version datasheet]   DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT
logo
Intersil Corporation
82C50A INTERSIL-82C50A Datasheet
101Kb / 21P
   CMOS Asynchronous Communications Element
March 1997
logo
IK Semicon Co., Ltd
IN16C554PL IKSEMICON-IN16C554PL Datasheet
426Kb / 24P
   QUAD-UART ASYNCHRONOUS COMMUNICATIONS ELEMENT
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com