Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

STK12C68-SF25TR Datenblatt(PDF) 4 Page - Cypress Semiconductor

Teilenummer STK12C68-SF25TR
Bauteilbeschribung  64 Kbit (8K x 8) AutoStore nvSRAM
Download  20 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  CYPRESS [Cypress Semiconductor]
Direct Link  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

STK12C68-SF25TR Datenblatt(HTML) 4 Page - Cypress Semiconductor

  STK12C68-SF25TR Datasheet HTML 1Page - Cypress Semiconductor STK12C68-SF25TR Datasheet HTML 2Page - Cypress Semiconductor STK12C68-SF25TR Datasheet HTML 3Page - Cypress Semiconductor STK12C68-SF25TR Datasheet HTML 4Page - Cypress Semiconductor STK12C68-SF25TR Datasheet HTML 5Page - Cypress Semiconductor STK12C68-SF25TR Datasheet HTML 6Page - Cypress Semiconductor STK12C68-SF25TR Datasheet HTML 7Page - Cypress Semiconductor STK12C68-SF25TR Datasheet HTML 8Page - Cypress Semiconductor STK12C68-SF25TR Datasheet HTML 9Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 4 / 20 page
background image
STK12C68
Document Number: 001-51027 Rev. **
Page 4 of 20
Figure 3. AutoStore Inhibit Mode
If the power supply drops faster than 20 us/volt before Vcc
reaches VSWITCH, then a 2.2 ohm resistor should be connected
between VCC and the system supply to avoid momentary excess
of current between VCC and VCAP.
AutoStore Inhibit Mode
If an automatic STORE on power loss is not required, then VCC
is tied to ground and +5V is applied to VCAP (Figure 3). This is
the AutoStore Inhibit mode, where the AutoStore function is
disabled. If the STK12C68 is operated in this configuration, refer-
ences to VCC are changed to VCAP throughout this data sheet.
In this mode, STORE operations are triggered through software
control or the HSB pin. To enable or disable Autostore using an
I/O port pin see Preventing Store on page 5. It is not permissible
to change between these three options “on the fly”.
Hardware STORE (HSB) Operation
The STK12C68 provides the HSB pin for controlling and
acknowledging the STORE operations. The HSB pin is used to
request a hardware STORE cycle. When the HSB pin is driven
LOW, the STK12C68 conditionally initiates a STORE operation
after tDELAY. An actual STORE cycle only begins if a Write to the
SRAM takes place since the last STORE or RECALL cycle. The
HSB pin also acts as an open drain driver that is internally driven
LOW to indicate a busy condition, while the STORE (initiated by
any means) is in progress.
SRAM Read and Write operations, that are in progress when
HSB is driven LOW by any means, are given time to complete
before the STORE operation is initiated. After HSB goes LOW,
the STK12C68 continues SRAM operations for tDELAY. During
tDELAY, multiple SRAM Read operations take place. If a Write is
in progress when HSB is pulled LOW, it allows a time, tDELAY to
complete. However, any SRAM Write cycles requested after
HSB goes LOW are inhibited until HSB returns HIGH.
During any STORE operation, regardless of how it is initiated,
the STK12C68 continues to drive the HSB pin LOW, releasing it
only when the STORE is complete. After completing the STORE
operation, the STK12C68 remains disabled until the HSB pin
returns HIGH.
If HSB is not used, it is left unconnected.
Hardware RECALL (Power Up)
During power up or after any low power condition (VCC <
VRESET), an internal RECALL request is latched. When VCC
once again exceeds the sense voltage of VSWITCH, a RECALL
cycle is automatically initiated and takes tHRECALL to complete.
If the STK12C68 is in a Write state at the end of power up
RECALL, the SRAM data is corrupted. To help avoid this
situation, a 10 Kohm resistor is connected either between WE
and system VCC or between CE and system VCC.
Software STORE
Data is transferred from the SRAM to the nonvolatile memory by
a software address sequence. The STK12C68 software STORE
cycle is initiated by executing sequential CE controlled Read
cycles from six specific address locations in exact order. During
the STORE cycle, an erase of the previous nonvolatile data is
first performed followed by a program of the nonvolatile
elements. When a STORE cycle is initiated, input and output are
disabled until the cycle is completed.
Because a sequence of Reads from specific addresses is used
for STORE initiation, it is important that no other Read or Write
accesses intervene in the sequence. If they intervene, the
sequence is aborted and no STORE or RECALL takes place.
To initiate the software STORE cycle, the following Read
sequence is performed:
1. Read address 0x0000, Valid READ
2. Read address 0x1555, Valid READ
3. Read address 0x0AAA, Valid READ
4. Read address 0x1FFF, Valid READ
5. Read address 0x10F0, Valid READ
6. Read address 0x0F0F, Initiate STORE cycle
The software sequence is clocked with CE controlled Reads or
OE controlled Reads. When the sixth address in the sequence
is entered, the STORE cycle commences and the chip is
disabled. It is important that Read cycles and not Write cycles
are used in the sequence. It is not necessary that OE is LOW for
a valid sequence. After the tSTORE cycle time is fulfilled, the
SRAM is again activated for Read and Write operation.
Software RECALL
Data is transferred from the nonvolatile memory to the SRAM by
a software address sequence. A software RECALL cycle is
initiated with a sequence of Read operations in a manner similar
to the software STORE initiation. To initiate the RECALL cycle,
the following sequence of CE controlled Read operations is
performed:
1. Read address 0x0000, Valid READ
2. Read address 0x1555, Valid READ
[+] Feedback


Ähnliche Teilenummer - STK12C68-SF25TR

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Simtek Corporation
STK12C68-SF25TR SIMTEK-STK12C68-SF25TR Datasheet
524Kb / 20P
   8Kx8 AutoStore nvSRAM
logo
Cypress Semiconductor
STK12C68-SF25TR CYPRESS-STK12C68-SF25TR Datasheet
1Mb / 24P
   64 Kbit (8K x 8) AutoStore nvSRAM 25 ns, 35 ns, and 45 ns access times
More results

Ähnliche Beschreibung - STK12C68-SF25TR

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Cypress Semiconductor
STK12C68-5 CYPRESS-STK12C68-5 Datasheet
591Kb / 18P
   64 Kbit (8K x 8) AutoStore nvSRAM
CY14E064L CYPRESS-CY14E064L Datasheet
840Kb / 16P
   64-Kbit (8K x 8) nvSRAM
CY14E064L CYPRESS-CY14E064L_07 Datasheet
520Kb / 17P
   64 Kbit (8K x 8) nvSRAM
STK11C68 CYPRESS-STK11C68 Datasheet
556Kb / 16P
   64 Kbit (8K x 8) SoftStore nvSRAM
STK11C68-5 CYPRESS-STK11C68-5 Datasheet
536Kb / 15P
   64 Kbit (8K x 8) SoftStore nvSRAM
logo
List of Unclassifed Man...
STK15C68 ETC-STK15C68 Datasheet
76Kb / 9P
   8K x 8 AutoStore nvSRAM
logo
Cypress Semiconductor
STK14C88-5 CYPRESS-STK14C88-5 Datasheet
535Kb / 17P
   256 Kbit (32K x 8) AutoStore nvSRAM
STK14C88-3 CYPRESS-STK14C88-3 Datasheet
618Kb / 17P
   256 Kbit (32K x 8) AutoStore nvSRAM
STK16C88 CYPRESS-STK16C88 Datasheet
468Kb / 14P
   256 Kbit (32K x 8) AutoStore nvSRAM
STK16C88-3 CYPRESS-STK16C88-3 Datasheet
456Kb / 14P
   256 Kbit (32K x 8) AutoStore nvSRAM
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com