CS2300-CP_09 datasheet(7/32 Pages) CIRRUS

Teilenummer	CS2300-CP

Bauteilbeschribung	Fractional-N Clock Multiplier with Internal LCO

Download	32 Pages

Scroll/Zoom	100%

Hersteller	CIRRUS [Cirrus Logic]

Direct Link	http://www.cirrus.com

Logo

7 / 32 page

CS2300-CP

DS843F1

7

AC ELECTRICAL CHARACTERISTICS

Test Conditions (unless otherwise specified): VD = 3.1 V to 3.5 V; TA = -10°C to +70°C (Commercial Grade);

CL =15pF.

Notes: 4.

tCS represents the time from the removal of CLK_IN by which CLK_IN must be re-applied to ensure that

PLL_OUT continues while the PLL re-acquires lock. This timeout is based on the internal VCO frequen-

cy, with the minimum timeout occurring at the maximum VCO frequency. Lower VCO frequencies will

result in larger values of tCS.

5.

Only valid in clock skipping mode; See “CLK_IN Skipping Mode” on page 13 for more information.

6.

fCLK_OUT = 24.576 MHz; Sample size = 10,000 points; AuxOutSrc[1:0] =11.

7.

In accordance with AES-12id-2006 section 3.4.2. Measurements are Time Interval Error taken with 3rd

order 100 Hz to 40 kHz bandpass filter.

8.

In accordance with AES-12id-2006 section 3.4.1. Measurements are Time Interval Error taken with 3rd

order 100 Hz Highpass filter.

9.

1 UI (unit interval) corresponds to tCLK_IN or 1/fCLK_IN.

Parameters

Symbol

Conditions

Min

Typ

Max

Units

Clock Input Frequency

fCLK_IN

50 Hz

-

30

MHz

Clock Input Pulse Width

pwCLK_IN

fCLK_IN < 175 kHz

fCLK_IN > 175 kHz

140

10

-

ns

Clock Skipping Timeout

tCS

(Notes 4, 5)20

-

ms

Clock Skipping Input Frequency

fCLK_SKIP

(Note 5)

50 Hz

-

80

kHz

PLL Clock Output Frequency

fCLK_OUT

6-

75

MHz

PLL Clock Output Duty Cycle

tOD

Measured at VD/2

45

50

55

%

Clock Output Rise Time

tOR

20% to 80% of VD

-

1.7

3.0

ns

Clock Output Fall Time

tOF

80% to 20% of VD

-

1.7

3.0

ns

Period Jitter

tJIT

(Note 6)

-

35

-

ps rms

Base Band Jitter (100 Hz to 40 kHz)

(Notes 6, 7)

-

50

-

ps rms

Wide Band JItter (100 Hz Corner)

(Notes 6, 8)

-

150

-

ps rms

PLL Lock Time - CLK_IN (Note 9)tLC

fCLK_IN < 200 kHz

fCLK_IN > 200 kHz

-

100

1

200

3

UI

ms

Ähnliche Beschreibung - CS2300-CP_09

Hersteller	Teilenummer	Datenblatt	Bauteilbeschribung
Cirrus Logic	CS2300-OTP	211Kb / 26P	Fractional-N Clock Multiplier with Internal LCO
	CS2300-CP	392Kb / 32P	Fractional-N Clock Multiplier with Internal LCO
	CS2300-OTP	403Kb / 28P	Fractional-N Clock Multiplier with Internal LCO
	CS2300-02	90Kb / 3P	1x, 2x, 4x, and 8x Clock Multiplier with Internal LCO
	CS2100-CP	278Kb / 32P	Fractional-N Clock Multiplier
	CS2100-CP	412Kb / 32P	Fractional-N Clock Multiplier
	CS2300-03	91Kb / 3P	1x, 4x, 128x, and 256x Clock Multiplier with Internal LCO
	CS2300-01	92Kb / 3P	1x, 2x, 4x, and 8x Clock Multiplier with Internal LCO
	CS2100-OTP	233Kb / 26P	Fractional-N Clock Multiplier
	CS2100-OTP	542Kb / 28P	Fractional-N Clock Multiplier

More results

CS2300-CP Datenblatt(PDF) 7 Page - Cirrus Logic

CS2300-CP Datenblatt(HTML) 7 Page - Cirrus Logic

Ähnliche Teilenummer - CS2300-CP_09

Ähnliche Beschreibung - CS2300-CP_09

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32

Datenblatt Download

Link URL