Datenblatt-Suchmaschine für elektronische Bauteile |
|
CS8427-CZZR Datenblatt(PDF) 2 Page - Cirrus Logic |
|
CS8427-CZZR Datenblatt(HTML) 2 Page - Cirrus Logic |
2 / 60 page CS8427 2 DS477F4 TABLE OF CONTENTS 1. CHARACTERISTICS AND SPECIFICATIONS ........................................................................ 5 SPECIFIED OPERATING CONDITIONS ................................................................................. 5 ABSOLUTE MAXIMUM RATINGS ........................................................................................... 5 DC ELECTRICAL CHARACTERISTICS................................................................................... 6 DIGITAL INPUT CHARACTERISTICS ..................................................................................... 6 DIGITAL INTERFACE SPECIFICATIONS................................................................................ 6 TRANSMITTER CHARACTERISTICS ..................................................................................... 6 SWITCHING CHARACTERISTICS .......................................................................................... 7 SWITCHING CHARACTERISTICS - SERIAL AUDIO PORTS................................................. 8 SWITCHING CHARACTERISTICS - CONTROL PORT - SPI MODE...................................... 9 SWITCHING CHARACTERISTICS - CONTROL PORT - I²C MODE..................................... 10 2. TYPICAL CONNECTION DIAGRAM ...................................................................................... 11 3. GENERAL DESCRIPTION ..................................................................................................... 12 3.1 Audio Input/Output Ports ................................................................................................. 12 3.2 Serial Control Port ............................................................................................................ 12 3.3 Channel Status and User bit Memory .............................................................................. 12 3.4 AES3 and S/PDIF Standards Documents ........................................................................ 13 4. DATA I/O FLOW AND CLOCKING OPTIONS ....................................................................... 13 5. THREE-WIRE SERIAL AUDIO PORTS ................................................................................. 15 6. AES3 RECEIVER .................................................................................................................... 16 6.1 OMCK System Clock Mode ............................................................................................. 16 6.2 PLL, Jitter Attenuation, and Varispeed ............................................................................ 16 6.3 Error Reporting and Hold Function .................................................................................. 16 6.4 Channel Status Data Handling ......................................................................................... 16 6.5 User Data Handling .......................................................................................................... 17 6.6 Non-Audio Auto Detection ............................................................................................... 17 7. AES3 TRANSMITTER ........................................................................................................... 18 7.1 Transmitted Frame and Channel Status Boundary Timing .............................................. 18 7.2 TXN and TXP Drivers ...................................................................................................... 18 8. MONO MODE OPERATION ................................................................................................... 19 8.1 Receiver Mono Mode ....................................................................................................... 19 8.2 Transmitter Mono Mode ................................................................................................... 19 9. CONTROL PORT DESCRIPTION AND TIMING .................................................................... 25 9.1 SPITM Mode .................................................................................................................... 25 9.2 I²C Mode .......................................................................................................................... 25 9.3 Interrupts .......................................................................................................................... 25 10. CONTROL PORT REGISTER SUMMARY ........................................................................... 27 10.1 Memory Address Pointer (MAP) ..................................................................................... 27 11. CONTROL PORT REGISTER BIT DEFINITIONS ................................................................ 28 11.1 Control 1 (01h) ................................................................................................................ 28 11.2 Control 2 (02h) ................................................................................................................ 28 11.3 Data Flow Control (03h).................................................................................................. 29 11.4 Clock Source Control (04h)............................................................................................. 30 11.5 Serial Audio Input Port Data Format (05h)...................................................................... 31 11.6 Serial Audio Output Port Data Format (06h)................................................................... 31 11.7 Interrupt 1 Status (07h) (Read Only)............................................................................... 32 11.8 Interrupt 2 Status (08h) (Read Only)............................................................................... 33 11.9 Interrupt 1 Mask (09h).....................................................................................................33 11.10 Interrupt 1 Mode MSB (0Ah) & Interrupt 1 Mode LSB (0Bh)......................................... 33 11.11 Interrupt 2 Mask (0Ch) .................................................................................................. 34 11.12 Interrupt 2 Mode MSB (0Dh) & Interrupt 2 Mode LSB (0Eh) ........................................ 34 11.13 Receiver Channel Status (0Fh) (Read Only) ................................................................ 34 |
Ähnliche Teilenummer - CS8427-CZZR |
|
Ähnliche Beschreibung - CS8427-CZZR |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |