Datenblatt-Suchmaschine für elektronische Bauteile |
|
74AUP1G38GM Datenblatt(PDF) 3 Page - NXP Semiconductors |
|
74AUP1G38GM Datenblatt(HTML) 3 Page - NXP Semiconductors |
3 / 15 page 74AUP1G38_3 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 03 — 22 June 2009 3 of 15 NXP Semiconductors 74AUP1G38 Low-power 2-input NAND gate (open drain) 6. Pinning information 6.1 Pinning 6.2 Pin description 7. Functional description [1] H = HIGH voltage level; L = LOW voltage level; Z = high-impedance OFF state. Fig 4. Pin configuration SOT353-1 (TSSOP5) Fig 5. Pin configuration SOT886 (XSON6) Fig 6. Pin configuration SOT891 (XSON6) 74AUP1G38 AVCC B GND Y 001aaf532 1 2 3 5 4 74AUP1G38 B 001aaf533 A GND n.c. VCC Y Transparent top view 2 3 1 5 4 6 74AUP1G38 B 001aaf534 A GND n.c. VCC Y Transparent top view 2 3 1 5 4 6 Table 3. Pin description Symbol Pin Description TSSOP5 XSON6 A 1 1 data input B 2 2 data input GND 3 3 ground (0 V) Y 4 4 data output n.c. - 5 not connected VCC 5 6 supply voltage Table 4. Function table[1] Input Output A B Y LLZ LH Z HL Z HHL |
Ähnliche Teilenummer - 74AUP1G38GM |
|
Ähnliche Beschreibung - 74AUP1G38GM |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |