Datenblatt-Suchmaschine für elektronische Bauteile |
|
74LVC2G00 Datenblatt(PDF) 9 Page - NXP Semiconductors |
|
74LVC2G00 Datenblatt(HTML) 9 Page - NXP Semiconductors |
9 / 16 page 74LVC2G00_8 © NXP B.V. 2009. All rights reserved. Product data sheet Rev. 08 — 26 October 2009 9 of 16 NXP Semiconductors 74LVC2G00 Dual 2-input NAND gate 13. Package outline Fig 10. Package outline SOT505-2 (TSSOP8) UNIT A1 A max. A2 A3 bp L HE Lp wy v ce D(1) E(1) Z(1) θ REFERENCES OUTLINE VERSION EUROPEAN PROJECTION ISSUE DATE IEC JEDEC JEITA mm 0.15 0.00 0.95 0.75 0.38 0.22 0.18 0.08 3.1 2.9 3.1 2.9 0.65 4.1 3.9 0.70 0.35 8 ° 0 ° 0.13 0.1 0.2 0.5 DIMENSIONS (mm are the original dimensions) Note 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included. 0.47 0.33 SOT505-2 - - - 02-01-16 w M bp D Z e 0.25 14 8 5 θ A2 A1 Lp (A3) detail X A L HE E c v M A X A y 2.5 5 mm 0 scale TSSOP8: plastic thin shrink small outline package; 8 leads; body width 3 mm; lead length 0.5 mm SOT505-2 1.1 pin 1 index |
Ähnliche Teilenummer - 74LVC2G00 |
|
Ähnliche Beschreibung - 74LVC2G00 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |