1

Standard ICs

Dual 4-bit static shift register

BU4015B / BU4015BF

The BU4015B and BU4015BF are 4-stage static shift registers, each consisting of two circuits.

The D flip-flops for each stage share a common reset input, enabling external asynchronous reset at any point.

Also, the flip-flops at each stage are triggered by the rising edge of the clock input.

“H” level reset input resets the contents of all stages to “L”, regardless of the clock and data input, and sets data out-

puts Q0 to Q3 to “L”.

1) Low power dissipation.

2) Wide range of operating power supply voltages.

3) High input impedance.

4) High fan-out.

5) Direct drive of 2 L-TTL inputs and 1 LS-TTL input.

2

3

4

5

6

RESET

A

7

8

15

14

13

12

11

10

9

1

CLOCK

B

RESET

B

CLOCK

A

16

CL

R

D

CL

R

D

D

CLOCK

RESET

DQ

CL

Q

R

DQ

CL

Q

R

DQ

CL

Q

R

DQ

CL

Q

R

CLOCK

D

RESET

LL

L

HL

H

X

L

No Change

XX

H

L

L

L

L

X : Irrelevant