Datenblatt-Suchmaschine für elektronische Bauteile |
|
ADSP-BF518 Datenblatt(PDF) 6 Page - Analog Devices |
|
ADSP-BF518 Datenblatt(HTML) 6 Page - Analog Devices |
6 / 62 page Rev. PrE | Page 6 of 62 | March 2009 ADSP-BF512/BF514/BF516/BF518(F) Preliminary Technical Data The asynchronous memory controller can be programmed to control up to four banks of devices with very flexible timing parameters for a wide variety of devices. Each bank occupies a 1M byte segment regardless of the size of the devices used, so that these banks are only contiguous if each is fully populated with 1M byte of memory. Flash Memory The ADSP-BF512F/ADSP-BF514F/ADSP-BF516F/ ADSP-BF518F processors contain a SPI flash memory within the package of the processor and connected to SPI0. The SPI flash memory has a 4M bit capacity and 1.8V (nominal) operating voltage. The program/erase endurance is 100,000 cycles per block, and this memory has greater than 100 years data retention capability. Also included are support for software write protection and support for fast erase and byte-program. The processors internally connect to the flash memory die with the MOSI, MISO, SPISSEL, and SPI_CLK signals similar to an external SPI flash. To further provide a secure processing envi- ronment, these internally connected signals are not exposed outside of the package. For this reason, programming the ADSP-BF51xF flash memory is performed by running code on the processor. It cannot be programmed from external signals and data transfers between the SPI flash and the processor can- not be probed externally. One-Time Programmable Memory The processors have 64K bits of one-time programmable non- volatile memory that can be programmed by the developer only one time. It includes the array and logic to support read access and programming. Additionally, its pages can be write protected. OTP enables developers to store both public and private data on-chip. In addition to storing public and private key data for applications requiring security, it also allows developers to store completely user-definable data such as customer ID, product ID, and MAC address. Hence generic parts can be shipped which are then programmed and protected by the developer within this non-volatile memory. I/O Memory Space The processors do not define a separate I/O space. All resources are mapped through the flat 32-bit address space. On-chip I/O devices have their control registers mapped into memory- mapped registers (MMRs) at addresses near the top of the 4G byte address space. These are separated into two smaller blocks, one which contains the control MMRs for all core func- tions, and the other which contains the registers needed for setup and control of the on-chip peripherals outside of the core. The MMRs are accessible only in supervisor mode and appear as reserved space to on-chip peripherals. Booting The processors contain a small on-chip boot kernel, which con- figures the appropriate peripheral for booting. If the processors are configured to boot from boot ROM memory space, the pro- cessor starts executing from the on-chip boot ROM. For more information, see Booting Modes on Page 17. Event Handling The event controller handles all asynchronous and synchronous events to the processor. The processors provide event handling that supports both nesting and prioritization. Nesting allows multiple event service routines to be active simultaneously. Pri- oritization ensures that servicing of a higher-priority event takes precedence over servicing of a lower-priority event. The con- troller provides support for five different types of events: • Emulation – An emulation event causes the processor to enter emulation mode, allowing command and control of the processor through the JTAG interface. • Reset – This event resets the processor. • Nonmaskable Interrupt (NMI) – The NMI event can be generated by the software watchdog timer or by the NMI input signal to the processor. The NMI event is frequently used as a power-down indicator to initiate an orderly shut- down of the system. • Exceptions – Events that occur synchronously to program flow; that is, the exception is taken before the instruction is allowed to complete. Conditions such as data alignment violations and undefined instructions cause exceptions. • Interrupts – Events that occur asynchronously to program flow. They are caused by input signals, timers, and other peripherals, as well as by an explicit software instruction. Each event type has an associated register to hold the return address and an associated return-from-event instruction. When an event is triggered, the state of the processor is saved on the supervisor stack. The event controller consists of two stages, the core event con- troller (CEC) and the system interrupt controller (SIC). The core event controller works with the system interrupt controller to prioritize and control all system events. Conceptually, inter- rupts from the peripherals enter into the SIC, and are then routed directly into the general-purpose interrupts of the CEC. Core Event Controller (CEC) The CEC supports nine general-purpose interrupts (IVG15–7), in addition to the dedicated interrupt and exception events. Of these general-purpose interrupts, the two lowest-priority interrupts (IVG15–14) are recommended to be reserved for software interrupt handlers, leaving seven prioritized interrupt inputs to support the peripherals of the processors. Table 2 describes the inputs to the CEC, identifies their names in the event vector table (EVT), and lists their priorities. |
Ähnliche Teilenummer - ADSP-BF518 |
|
Ähnliche Beschreibung - ADSP-BF518 |
|
|
Link URL |
Privatsphäre und Datenschutz |
ALLDATASHEETDE.COM |
War ALLDATASHEET hilfreich? [ DONATE ] |
Über Alldatasheet | Werbung | Kontakt | Privatsphäre und Datenschutz | Linktausch | Hersteller All Rights Reserved©Alldatasheet.com |
Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
Family Site : ic2ic.com |
icmetro.com |