Datenblatt-Suchmaschine für elektronische Bauteile
  German  ▼
ALLDATASHEETDE.COM

X  

AD7468BRMZ-REEL Datenblatt(PDF) 9 Page - Analog Devices

Teilenummer AD7468BRMZ-REEL
Bauteilbeschribung  1.6 V, Micropower 12-/10-/8-Bit ADCs
Download  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Hersteller  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD7468BRMZ-REEL Datenblatt(HTML) 9 Page - Analog Devices

Back Button AD7468BRMZ-REEL Datasheet HTML 5Page - Analog Devices AD7468BRMZ-REEL Datasheet HTML 6Page - Analog Devices AD7468BRMZ-REEL Datasheet HTML 7Page - Analog Devices AD7468BRMZ-REEL Datasheet HTML 8Page - Analog Devices AD7468BRMZ-REEL Datasheet HTML 9Page - Analog Devices AD7468BRMZ-REEL Datasheet HTML 10Page - Analog Devices AD7468BRMZ-REEL Datasheet HTML 11Page - Analog Devices AD7468BRMZ-REEL Datasheet HTML 12Page - Analog Devices AD7468BRMZ-REEL Datasheet HTML 13Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 9 / 28 page
background image
AD7466/AD7467/AD7468
Rev. C | Page 9 of 28
TIMING SPECIFICATIONS
For all devices, VDD = 1.6 V to 3.6 V; TA = TMIN to TMAX, unless otherwise noted. Sample tested at 25°C to ensure compliance. All input
signals are specified with tr = tf = 5 ns (10% to 90% of VDD) and timed from a voltage level of 1.4 V.
Table 4.
Parameter
Limit at TMIN, TMAX
Unit
Description
fSCLK
3.4
MHz max
Mark/space ratio for the SCLK input is 40/60 to 60/40.
10
kHz min
1.6 V ≤ VDD ≤ 3 V; minimum fSCLK at which specifications are guaranteed.
20
kHz min
VDD = 3.3 V; minimum fSCLK at which specifications are guaranteed.
150
kHz min
VDD = 3.6 V; minimum fSCLK at which specifications are guaranteed.
tCONVERT
16 × tSCLK
AD7466.
12 × tSCLK
AD7467.
10 × tSCLK
AD7468.
Acquisition Time
Acquisition time/power-up time from power-down. See the Terminology section.
The acquisition time is the time required for the part to acquire a full-scale step
input value within ±1 LSB or a 30 kHz ac input value within ±0.5 LSB.
780
ns max
VDD = 1.6 V.
640
ns max
1.8 V ≤ VDD ≤ 3.6 V.
tQUIET
10
ns min
Minimum quiet time required between bus relinquish and the start of the next
conversion.
t1
10
ns min
Minimum CS pulse width.
t2
55
ns min
CS to SCLK setup time. If VDD = 1.6 V and fSCLK = 3.4 MHz, t2 has to be 192 ns
minimum in order to meet the maximum figure for the acquisition time.
t3
55
ns max
Delay from CS until SDATA is three-state disabled. Measured with the load circuit
in Figure 2 and defined as the time required for the output to cross the VIH or VIL
voltage.
t4
140
ns max
Data access time after SCLK falling edge. Measured with the load circuit in Figure 2
and defined as the time required for the output to cross the VIH or VIL voltage.
t5
0.4 tSCLK
ns min
SCLK low pulse width.
t6
0.4 tSCLK
ns min
SCLK high pulse width.
t7
10
ns min
SCLK to data valid hold time. Measured with the load circuit in Figure 2 and
defined as the time required for the output to cross the VIH or VIL voltage.
t8
60
ns max
SCLK falling edge to SDATA three-state. t8 is derived from the measured time taken
by the data outputs to change 0.5 V when loaded with the circuit in Figure 2. The
measured number is then extrapolated back to remove the effects of charging or
discharging the 50 pF capacitor. This means that the time, t8, quoted in the timing
characteristics, is the true bus relinquish time of the part, and is independent of
the bus loading.
7
ns min
SCLK falling edge to SDATA three-state.
200
μAI
OL
200
μAI
OH
1.4V
TO OUTPUT
PIN
CL
50pF
Figure 2. Load Circuit for Digital Output Timing Specifications


Ähnliche Teilenummer - AD7468BRMZ-REEL

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD7468BRM AD-AD7468BRM Datasheet
171Kb / 15P
   1.8 V, Micro-Power, 8/10/12-Bit ADCs in 6 Lead SOT-23
REV. PrC 07/01
More results

Ähnliche Beschreibung - AD7468BRMZ-REEL

HerstellerTeilenummerDatenblattBauteilbeschribung
logo
Analog Devices
AD7467 AD-AD7467_15 Datasheet
677Kb / 29P
   1.6 V, Micropower 12-/10-/8-Bit ADCs
REV. C
AD7468 AD-AD7468_15 Datasheet
677Kb / 29P
   1.6 V, Micropower 12-/10-/8-Bit ADCs
REV. C
AD7466 AD-AD7466_15 Datasheet
677Kb / 29P
   1.6 V, Micropower 12-/10-/8-Bit ADCs
REV. C
logo
Linear Technology
LTC1863L LINER-LTC1863L Datasheet
234Kb / 16P
   Micropower, 3V, 12-/16-Bit, 8-Channel 175ksps ADCs
LTC1863L LINER-LTC1863L_15 Datasheet
426Kb / 16P
   Micropower, 3V, 12-/16-Bit, 8-Channel 175ksps ADCs
LTC1867L LINER-LTC1867L_15 Datasheet
426Kb / 16P
   Micropower, 3V, 12-/16-Bit, 8-Channel 175ksps ADCs
logo
Linear Dimensions Semic...
LTC1863LIGNPBF LINEAR_DIMENSIONS-LTC1863LIGNPBF Datasheet
239Kb / 16P
   Micropower, 3V, 12-/16-Bit, 8-Channel 175ksps ADCs
logo
Analog Devices
AD7908BRUZ AD-AD7908BRUZ Datasheet
456Kb / 32P
   8-Channel, 1 MSPS, 8-/10-/12-Bit ADCs
REV. D
logo
Linear Technology
LTC1850 LINER-LTC1850 Datasheet
283Kb / 28P
   8-Channel, 10-Bit/12-Bit, 1.25Msps Sampling ADCs
logo
Texas Instruments
ADS7950 TI1-ADS7950_12 Datasheet
1Mb / 65P
[Old version datasheet]   12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs
More results


Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


Datenblatt Download

Go To PDF Page


Link URL




Privatsphäre und Datenschutz
ALLDATASHEETDE.COM
War ALLDATASHEET hilfreich?  [ DONATE ] 

Über Alldatasheet   |   Werbung   |   Kontakt   |   Privatsphäre und Datenschutz   |   Linktausch   |   Hersteller
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com